參數(shù)資料
型號(hào)： CY8CLED16P01-28PVXI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 微控制器/微處理器
英文描述： SPECIALTY MICROPROCESSOR CIRCUIT, PDSO28
封裝： 0.210 INCH, LEAD FREE, SSOP-28
文件頁(yè)數(shù)： 23/58頁(yè)
文件大小： 837K
代理商： CY8CLED16P01-28PVXI
CY8CLED16P01
Document Number: 001-49263 Rev. *J
Page 3 of 58
2. PLC Functional Overview
The CY8CLED16P01 is an integrated Powerline Communication
(PLC) chip with the Powerline Modem PHY and Network
Protocol Stack running on the same device. Apart from the PLC
core, the CY8CLED16P01 also offers Cypress's revolutionary
PSoC technology that enables system designers to integrate
multiple functions on the same chip.
2.1 Robust Communication using Cypress’s PLC
Solution
Powerlines are available everywhere in the world and are a
widely available communication medium for PLC technology.
The pervasiveness of powerlines also makes it difficult to predict
the characteristics and operation of PLC products. Because of
the variable quality of powerlines around the world, imple-
menting robust communication has been an engineering
challenge for years. The Cypress PLC solution enables secure
and reliable communications. Cypress PLC features that enable
robust communication over powerlines include:
■ Integrated Powerline PHY modem with optimized filters and
amplifiers to work with lossy high voltage and low voltage
powerlines.
■ Powerline optimized network protocol that supports bidirec-
tional communication with acknowledgement-based signaling.
In case of data packet loss due to bursty noise on the powerline,
the transmitter has the capability to retransmit data.
■ The Powerline Network Protocol also supports an 8-bit CRC
for error detection and data packet retransmission.
■ A Carrier Sense Multiple Access (CSMA) scheme is built into
the network protocol that minimizes collisions between packet
transmissions on the powerline and supports multiple masters
and reliable communication on a bigger network.
2.2 Powerline Modem PHY
Figure 2-1. Physical Layer FSK Modem
The physical layer of the Cypress PLC solution is implemented
using an FSK modem that enables half duplex communication
on any high voltage and low voltage powerline. This modem
supports raw data rates up to 2400 bps. A block diagram is
shown in Figure 2-2.
Figure 2-2. Physical Layer FSK Modem Block Diagram
2.2.1 Transmitter Section
Digital data from the network layer is serialized by the digital
transmitter and fed as input to the modulator. The modulator
divides the local oscillator frequency by a definite factor
depending on whether the input data is high level logic ‘1’ or low
level logic ‘0’. It then generates a square wave at 133.3 kHz (logic
‘0’) or 131.8 kHz (logic ‘1’), which is fed to the Programmable
Gain Amplifier to generate FSK modulated signals. This enables
tunable amplification of the signal depending on the noise in the
channel. The logic ‘1’ frequency can also be configured as
130.4 kHz for wider FSK deviation.
2.2.2 Receiver Section
The incoming FSK signal from the powerline is input to a high
frequency (HF) band pass filter that filters out-of-band frequency
components and outputs a filtered signal within the desired
spectrum of 125 kHz to 140 kHz for further demodulation. The
mixer block multiplies the filtered FSK signals with a locally
generated signal to produce heterodyned frequencies.
The intermediate frequency (IF) band pass filters further remove
out-of-band noise as required for further demodulation. This
signal is fed to the correlator, which produces a DC component
(consisting of logic ‘1’ and ‘0’) and a higher frequency
component.
The output of the correlator is fed to a low pass filter (LPF) that
outputs only the demodulated digital data at 2400 baud and
suppresses all other higher frequency components generated in
the correlation process. The output of the LPF is digitized by the
hysteresis comparator. This eliminates the effects of correlator
delay and false logic triggers due to noise. The digital receiver
deserializes this data and outputs to the network layer for inter-
pretation.
CY
8CL
E
D1
6P
01
Powerline
Network Protocol
Physical Layer
FSK Modem
Powerline Communication Solution
Powerline Transceiver Packet
Programmable
System Resources
Digital and Analog
Peripherals
PSoC Core
Additional System
Resources
MAC, Decimator, I2C,
SPI, UART etc.
PLC Core
Embedded Application
Modulation
Technology
PrISM, PWM etc.
Additional
Communication
Interface
DALI, DMX512
HB LED
Controller
Network Protocol
Coupling Circuit
HF Band
Pass Filter
Hysteresis
Comparator
Digital
Receiver
IF Band
Pass Filter
Low Pass
Filter
Mixer
Correlator
Po
wer
line
M
o
dem
PHY
Modulator
Local
Oscillator
Logic ‘1’ or
Logic ‘0’
Square Wave
at FSK
Frequencies
Digital
Transmitter
Tr
an
sm
it
te
r
Re
cei
ve
r
Local
Oscillator
RX
Amplifier
Programmable
Gain Amplifier
External Low
Pass Filter
相關(guān)PDF資料
PDF描述
CYW2332BCI PLL FREQUENCY SYNTHESIZER, 1200 MHz, QCC24
CYW255OXC 255 SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
CYW256OXCT 256 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
D01-9970121 SIP1, IC SOCKET
D01-9974842 SIP48, IC SOCKET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY8CLED16P01-28PVXIT 功能描述:LED照明片上系統(tǒng)- SoC PROGRAMMABLE W/EZ 32K FLASH 2K RAM RoHS:否 類型:Power Programmable SoC Power Controllers 最大時(shí)鐘頻率:48 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 數(shù)據(jù) ROM 大小:2 KB 接口:API, DALI, DMX512, I2C, SPI, UART, USB 可編程輸入/輸出端數(shù)量:14 片上 ADC:6 x 12-bit 片上 DAC:6 x 8-bit 電源電流:16 mA 電源電壓:7 V to 32 V 封裝 / 箱體:QFN-56 封裝:Tray 制造商:Cypress Semiconductor 核心:M8C 數(shù)據(jù)總線寬度:8 bit 程序存儲(chǔ)器類型:Flash 定時(shí)器數(shù)量:8 x 32-bit 高電平輸出電流:10 mA 低電平輸出電流:25 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT
CY8CLED16P01-48LFXI 功能描述:LED照明片上系統(tǒng)- SoC 32 KB 2048 B RoHS:否 類型:Power Programmable SoC Power Controllers 最大時(shí)鐘頻率:48 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 數(shù)據(jù) ROM 大小:2 KB 接口:API, DALI, DMX512, I2C, SPI, UART, USB 可編程輸入/輸出端數(shù)量:14 片上 ADC:6 x 12-bit 片上 DAC:6 x 8-bit 電源電流:16 mA 電源電壓:7 V to 32 V 封裝 / 箱體:QFN-56 封裝:Tray 制造商:Cypress Semiconductor 核心:M8C 數(shù)據(jù)總線寬度:8 bit 程序存儲(chǔ)器類型:Flash 定時(shí)器數(shù)量:8 x 32-bit 高電平輸出電流:10 mA 低電平輸出電流:25 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT
CY8CLED16P01-48LTXI 功能描述:可編程片上系統(tǒng) - PSoC PROGRAMMABLE W/EZ 32K FLASH 2K RAM RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:67 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT
CY8CLED16P01-48LTXIT 功能描述:可編程片上系統(tǒng) - PSoC Powerline Comm Sol 32K Flash 2K Ram RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:67 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT
CY8CLEDAC01 功能描述:LED照明驅(qū)動(dòng)器 EZ Color RoHS:否 制造商:STMicroelectronics 輸入電壓:11.5 V to 23 V 工作頻率: 最大電源電流:1.7 mA 輸出電流: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SO-16N
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*