7.7.1 Soft Ramp AND Zero Cross CONTROL (SZC1:0) Bits 7-6 Default = 10
參數(shù)資料
型號(hào): CS4398-CZZ
廠商: Cirrus Logic Inc
文件頁數(shù): 29/46頁
文件大?。?/td> 0K
描述: IC DAC 120DB 192KHZ W/VC 28TSSOP
標(biāo)準(zhǔn)包裝: 50
位數(shù): 24
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 模擬和數(shù)字
功率耗散(最大): 340mW
工作溫度: -10°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 28-TSSOP
包裝: 管件
輸出數(shù)目和類型: 4 電壓,單極
采樣率(每秒): 216k
產(chǎn)品目錄頁面: 757 (CN2011-ZH PDF)
配用: 598-1155-ND - BOARD EVAL FOR CS4398 DAC
其它名稱: 598-1067-5
DS568F1
35
CS4398
7.7
Ramp and Filter Control - Register 07h
7.7.1
Soft Ramp AND Zero Cross CONTROL (SZC1:0) Bits 7-6
Default = 10
Function:
Immediate Change
When Immediate Change is selected, all level changes will take effect immediately in one step.
Zero Cross
Zero Cross Enable dictates that signal-level changes, either by attenuation changes or muting, will occur
on a signal zero crossing to minimize audible artifacts. The requested level-change will occur after a time-
out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal
does not encounter a zero crossing. The zero cross function is independently monitored and implemented
for each channel.
Soft Ramp PCM
Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramp-
ing, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock periods.
Soft Ramp DSD
Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramp-
ing, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 512 DSD_SCLK periods
(1024 periods if 128x DSD_SCLK is used).
Soft Ramp and Zero Cross
Soft Ramp and Zero Cross Enable dictate that signal-level changes, either by attenuation changes or mut-
ing, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level change will
occur after a time-out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample
rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored
and implemented for each channel.
7
6
5
432
10
SZC1
SZC0
RMP_UP
RMP_DN
Reserved
FILT_SEL
Reserved
DIR_DSD
10
11
00
SZC1 SZC0
PCM Description
DSD Description
0
Immediate Change
01
Zero Cross
1
0
Soft Ramp
1
Soft Ramp on Zero Crossings
相關(guān)PDF資料
PDF描述
CS43L22-CNZR IC DAC W/HDPN & SPKR AMPS 40-QFN
CS4461-CZZR IC ADC PSR FEEDBACK 24-TSSOP
CS5340-CZZ IC ADC AUD 101DB 200KHZ 16-TSSOP
CS5340-DZZR IC ADC AUD 101DB 200KHZ 16-TSSOP
CS5341-DZZ IC ADC AUD 105DB 200KHZ 16-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS4398-CZZR 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 120dB 192kHz Mlt-Bt DAC w/Volctrl RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
CS4399-CNZ 功能描述:HIPRFDACINTGHPDRIVR&IMPED DETCTN 制造商:cirrus logic inc. 系列:* 包裝:托盤 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商器件封裝:40-QFN(5x5) 標(biāo)準(zhǔn)包裝:490
CS4399-CNZR 功能描述:HIPRFDACINTGHPDRIVR&IMPED DETCTN 制造商:cirrus logic inc. 系列:* 包裝:剪切帶(CT) 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商器件封裝:40-QFN(5x5) 標(biāo)準(zhǔn)包裝:1
CS4399-CWZR 功能描述:HIPRFDACINTGHPDRIVR&IMPED DETCTN 制造商:cirrus logic inc. 系列:* 包裝:剪切帶(CT) 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:42-UFBGA,WLCSP 供應(yīng)商器件封裝:42-WLCSP 標(biāo)準(zhǔn)包裝:1
CS43L21 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low Power, Stereo Digital to Analog Converter