1/tC
參數(shù)資料
型號： COP8CDR9LVA8
廠商： National Semiconductor
文件頁數(shù)： 94/111頁
文件大小： 0K
描述： IC MCU CMOS 8BIT 68-PLCC
標(biāo)準(zhǔn)包裝： 18
系列： COP8™ 8C
核心處理器： COP8
芯體尺寸： 8-位
速度： 20MHz
連通性： Microwire/Plus（SPI），UART/USART
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 59
程序存儲器容量： 32KB（32K x 8）
程序存儲器類型： 閃存
RAM 容量： 1K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 16x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 68-LCC（J 形引線）
包裝： 管件
其它名稱： *COP8CDR9LVA8
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
1/tC < 10 Hz—Ensured clock rejection.
Table 5-28. WATCHDOG Service Actions
Key
Window
Clock
Action
Data
Monitor
Match
Valid Service: Restart Service Window
Don't Care
Mismatch
Don't Care
Error: Generate WATCHDOG Output
Mismatch
Don't Care
Error: Generate WATCHDOG Output
Don't Care
Mismatch
Error: Generate WATCHDOG Output
5.16.3 WATCHDOG AND CLOCK MONITOR SUMMARY
The following salient points regarding the WATCHDOG and CLOCK MONITOR should be noted:
Both the WATCHDOG and CLOCK MONITOR detector circuits are inhibited during RESET.
Following RESET, the WATCHDOG and CLOCK MONITOR are both enabled, with the WATCHDOG
having the maximum service window selected.
The WATCHDOG service window and CLOCK MONITOR enable/disable option can only be changed
once, during the initial WATCHDOG service following RESET.
The initial WATCHDOG service must match the key data value in the WATCHDOG Service register
WDSVR in order to avoid a WATCHDOG error.
Subsequent WATCHDOG services must match all three data fields in WDSVR in order to avoid
WATCHDOG errors.
The correct key data value cannot be read from the WATCHDOG Service register WDSVR. Any
attempt to read this key data value of 01100 from WDSVR will read as key data value of all 0's.
The WATCHDOG detector circuit is inhibited during both the HALT and IDLE modes.
The CLOCK MONITOR detector circuit is active during both the HALT and IDLE modes. Consequently,
the device inadvertently entering the HALT mode will be detected as a CLOCK MONITOR error
(provided that the CLOCK MONITOR enable option has been selected by the program). Likewise, a
device with WATCHDOG enabled in the Option but with the WATCHDOG output not connected to
RESET, will draw excessive HALT current if placed in the HALT mode. The clock Monitor will pull the
WATCHDOG output low and sink current through the on-chip pull-up resistor.
The WATCHDOG service window will be set to its selected value from WDSVR following HALT.
Consequently, the WATCHDOG should not be serviced for at least 2048 Idle Timer clocks following
HALT, but must be serviced within the selected window to avoid a WATCHDOG error.
The IDLE timer T0 is not initialized with external RESET.
The user can sync in to the IDLE counter cycle with an IDLE counter (T0) interrupt or by monitoring the
T0PND flag. The T0PND flag is set whenever the selected bit of the IDLE counter toggles (every 4, 8,
16, 32 or 64k Idle Timer clocks). The user is responsible for resetting the T0PND flag.
A hardware WATCHDOG service occurs just as the device exits the IDLE mode. Consequently, the
WATCHDOG should not be serviced for at least 2048 Idle Timer clocks following IDLE, but must be
serviced within the selected window to avoid a WATCHDOG error.
Following RESET, the initial WATCHDOG service (where the service window and the CLOCK
MONITOR enable/disable must be selected) may be programmed anywhere within the maximum
service window (65,536 instruction cycles) initialized by RESET. Note that this initial WATCHDOG
service may be programmed within the initial 2048 instruction cycles without causing a WATCHDOG
error.
When using any of the ISP functions in Boot ROM, the ISP routines will service the WATCHDOG
within the selected upper window. Upon return to flash memory, the WATCHDOG is serviced, the
lower window is enabled, and the user can service the WATCHDOG anytime following exit from Boot
ROM, but must service it within the selected upper window to avoid a WATCHDOG error.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
83
Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9
相關(guān)PDF資料
PDF描述
MC68HC705JJ7CDW IC MCU 8BIT 20-SOIC
C8051F583-IQ IC 8051 MCU 128K FLASH 32-QFP
67068-0000 CONN USB RT ANG RECPT TYPE B BLK
P89LPC952FBD,157 IC 80C51 MCU FLASH 8K 44-LQFD
LPC11C22FBD48/301, IC MCU 32BIT 16KB FLASH 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COP8CFE9 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, and 10-Bit A/D
COP8CFE9HLQ9 功能描述:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
COP8CFE9HVA9/NOPB 功能描述:IC MCU EEPROM 8BIT 8K 44-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
COP8CFE9IMT9/NOPB 功能描述:IC MCU EEPROM 8BIT 8K 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
COP8CJ20 WAF 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*