- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3794 > COP8CDR9LVA8 (National Semiconductor)IC MCU CMOS 8BIT 68-PLCC PDF資料下載
參數(shù)資料
| 型號： | COP8CDR9LVA8 |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 41/111頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU CMOS 8BIT 68-PLCC |
| 標準包裝： | 18 |
| 系列： | COP8™ 8C |
| 核心處理器： | COP8 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | Microwire/Plus（SPI），UART/USART |
| 外圍設備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 59 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉換器： | A/D 16x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 包裝： | 管件 |
| 其它名稱： | *COP8CDR9LVA8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
As described in Option Register, there is a bit, FLEX, that controls whether the device exits RESET
executing from the flash memory or the Boot ROM. The user must program the FLEX bit as appropriate
for the application. In the erased state, the FLEX bit = 0 and the device will power-up executing from Boot
ROM. When FLEX = 0, this assumes that either the MICROWIRE/PLUS ISP routine or external
programming is being used to program the device. If using the MICROWIRE/PLUS ISP routine, the
software in the boot ROM will monitor the MICROWIRE/PLUS for commands to program the flash
memory. When programming the flash program memory is complete, the FLEX bit will have to be
programmed to a 1 and the device will have to be reset, either by pulling external Reset to ground or by a
MICROWIRE/PLUS ISP EXIT command, before execution from flash program memory will occur.
If FLEX = 1, upon exiting Reset, the device will begin executing from location 0000 in the flash program
memory. The assumption, here, is that either the application is not using ISP, is using MICROWIRE/PLUS
ISP by jumping to it within the application code, or is using a customized ISP routine. If a customized ISP
routine is being used, then it must be programmed into the flash memory by means of the
MICROWIRE/PLUS ISP or external programming as described in the preceding paragraph.
5.10.3 REGISTERS
There are six registers required to support ISP: Address Register Hi byte (ISPADHI), Address Register
Low byte (ISPADLO), Read Data Register (ISPRD), Write Data Register (ISPWR), Write Timing Register
(PGMTIM), and the Control Register (ISPCNTRL). The ISPCNTRL Register is not available to the user.
5.10.3.1 ISP Address Registers
The address registers (ISPADHI & ISPADLO) are used to specify the address of the byte of data being
written or read. For page erase operations, the address of the beginning of the page should be loaded.
For mass erase operations, 0000 must be placed into the address registers. When reading the Option
register, FFFF (hex) should be placed into the address registers. Registers ISPADHI and ISPADLO are
cleared to 00 on Reset. These registers can be loaded from either flash program memory or Boot ROM
and must be maintained for the entire duration of the operation.
NOTE
The actual memory address of the Option Register is 7FFF (hex), however the
MICROWIRE/PLUS ISP routines require the address FFFF (hex) to be used to read the
Option Register when the Flash Memory is secured.
Table 5-3. High Byte of ISP Address
ISPADHi
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Addr 15
Addr 14
Addr 13
Addr 12
Addr 11
Addr 10
Addr 9
Addr 8
Table 5-4. Low Byte of ISP AddressThis table assumes that the control flag
MSEL is set.
ISPADLO
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Addr 7
Addr 6
Addr 5
Addr 4
Addr 3
Addr 2
Addr 1
Addr 0
5.10.3.2 ISP Read Data Register
The Read Data Register (ISPRD) contains the value read back from a read operation. This register can be
accessed from either flash program memory or Boot ROM. This register is undefined on Reset.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
35
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC705JJ7CDW | IC MCU 8BIT 20-SOIC |
| C8051F583-IQ | IC 8051 MCU 128K FLASH 32-QFP |
| 67068-0000 | CONN USB RT ANG RECPT TYPE B BLK |
| P89LPC952FBD,157 | IC 80C51 MCU FLASH 8K 44-LQFD |
| LPC11C22FBD48/301, | IC MCU 32BIT 16KB FLASH 48LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| COP8CFE9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, and 10-Bit A/D |
| COP8CFE9HLQ9 | 功能描述:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8CFE9HVA9/NOPB | 功能描述:IC MCU EEPROM 8BIT 8K 44-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8CFE9IMT9/NOPB | 功能描述:IC MCU EEPROM 8BIT 8K 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| COP8CJ20 WAF | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。