- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379806 > CD40105BMS (Intersil Corporation) CMOS FIFO Register(CMOS 先進(jìn)先出寄存器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CD40105BMS |
| 廠(chǎng)商： | Intersil Corporation |
| 英文描述： | CMOS FIFO Register(CMOS 先進(jìn)先出寄存器) |
| 中文描述： | FIFO寄存器的CMOS的CMOS（先進(jìn)先出寄存器） |
| 文件頁(yè)數(shù)： | 7/10頁(yè) |
| 文件大?。?/td> | 116K |
| 代理商： | CD40105BMS |
7-1323
Specifications CD40105BMS
TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25
o
C
PARAMETER
SYMBOL
DELTA LIMIT
Supply Current - MSI-2
IDD
±
1.0
μ
A
Output Current (Sink)
IOL5
±
20% x Pre-Test Reading
Output Current (Source)
IOH5A
±
20% x Pre-Test Reading
TABLE 6. APPLICABLE SUBGROUPS
CONFORMANCE GROUP
MIL-STD-883
METHOD
GROUP A SUBGROUPS
READ AND RECORD
Initial Test (Pre Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
Interim Test 1 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
Interim Test 2 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
PDA (Note 1)
100% 5004
1, 7, 9, Deltas
Interim Test 3 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
PDA (Note 1)
100% 5004
1, 7, 9, Deltas
Final Test
100% 5004
2, 3, 8A, 8B, 10, 11
Group A
Sample 5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11
Group B
Subgroup B-5
Sample 5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas
Subgroups 1, 2, 3, 9, 10, 11
Subgroup B-6
Sample 5005
1, 7, 9
Group D
Sample 5005
1, 2, 3, 8A, 8B, 9
Subgroups 1, 2 3
NOTE: 1. 5% Parameteric, 3% Functional; Cumulative for Static 1 and 2.
TABLE 7. TOTAL DOSE IRRADIATION
CONFORMANCE GROUPS
MIL-STD-883
METHOD
TEST
READ AND RECORD
PRE-IRRAD
POST-IRRAD
PRE-IRRAD
POST-IRRAD
Group E Subgroup 2
5005
1, 7, 9
Table 4
1, 9
Table 4
TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS
FUNCTION
OPEN
GROUND
VDD
9V
±
-0.5V
OSCILLATOR
50kHz
25kHz
Static Burn-In 1 Note 1
2, 10 - 14
1, 3 - 9, 15
16
Static Burn-In 2 Note 1
2, 10 - 14
8
1, 3 - 7, 9, 15, 16
Dynamic Burn-In Note 1
-
1, 8, 9
16
2, 10 - 14
3, 15
4 - 7
Irradiation Note 2
2, 10 - 14
8
1, 3 - 7, 9, 15, 16
NOTES:
1. Each pin except VDD and GND will have a series resistor of 10K
±
5%, VDD = 18V
±
0.5V
2. Each pin except VDD and GND will have a series resistor of 47K
±
5%; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures, VDD
= 10V
±
0.5V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD40106BC | Hex Schmitt Trigger(六施密特觸發(fā)器) |
| CD40106BMJ | 16-Bit Transparent D-Type Latch With 3-State Outputs 48-SSOP -40 to 85 |
| CD40106 | CMOS HEX SCHMITT TRIGGERS |
| CD40106BMN | 16-Bit Transparent D-Type Latch With 3-State Outputs 48-SSOP -40 to 85 |
| CD40106 | Hex Schmitt Trigger |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD40106 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS Hex Schmitt Triggers |
| CD40106_12 | 制造商:UTC-IC 制造商全稱(chēng):UTC-IC 功能描述:HEX SCHMITT TRIGGERS |
| CD40106B | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:CMOS HEX SCHMITT TRIGGERS |
| CD40106BC | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Hex Schmitt Trigger |
| CD40106BC_03 | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Hex Schmitt Trigger |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。