- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385202 > busmux (Altera Corporation) Parameterized Multiplexer(參數(shù)確定的多路復(fù)用器) PDF資料下載
參數(shù)資料
| 型號： | busmux |
| 廠商： | Altera Corporation |
| 英文描述： | Parameterized Multiplexer(參數(shù)確定的多路復(fù)用器) |
| 中文描述： | 參數(shù)復(fù)用器（參數(shù)確定的多路復(fù)用器） |
| 文件頁數(shù)： | 44/48頁 |
| 文件大?。?/td> | 293K |
| 代理商： | BUSMUX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁
Altera Corporation
39
Custom Paramterized Functions
csdpram
Parameterized Cycle-Shared Dual-Port
RAM
The
csdpram
function is a custom function
that has two address and two data ports
that are cycle-shared. This function also
provides a busy flag to indicate that the
address on both ports is pointing to the
same location and that a port will have
priority.
Ports
Parameters
Name
Type
Required
Description
dataa[]
Input
Input
Input
Input
Input
Input
Input
Input
Output
Output
Output
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
Data input to the memory. This port is
LPM_WIDTH
wide.
Data input to the memory. This port is
LPM_WIDTH
wide.
Address input to the memory. This port is
LPM_WIDTHAD
wide.
Address input to the memory. This port is
LPM_WIDTHAD
wide.
Write enable input.
Write enable input.
Positive-edge-triggered clock.
Positive-edge-triggered clock.
Data output from the memory. This port is
LPM_WIDTH
wide.
Data output from the memory. This port is
LPM_WIDTH
wide.
Indicates that
addressa[]
=
addressb[]
and that
dataa[]
is writing data.
datab[]
addressa[]
addressb[]
wea
web
clock
clockx2
qa[]
qb[]
busy
Name
Required
Value
Description
LPM_WIDTH
Yes
Yes
Integer > 0
Integer > 0
Width of the
dataa[]
,
datab[]
,
qa[]
, and
qb[]
ports.
Width of the
addressa[]
and
addressb[]
ports.
LPM_WIDTHAD
should be (but is not required to be) equal to
log
2
(
LPM_NUMWORDS
). If
LPM_WIDTHAD
is too small, some
memory locations will not be addressable. If it is too large, the
addresses that are too high will return undefined logic levels.
Number of words stored in memory. In general, this value
should be (but is not required to be):
2
LPM_WIDTHAD
– 1
<
LPM_NUMWORDS
≤
2
LPM_WIDTHAD
. The
default value is 2
LPM_WIDTHAD
.
LPM_WIDTHAD
LPM_NUMWORDS
No
Integer > 0
CSDPRAM
dataa[]
datab[]
addressa[]
addressb[]
wea
web
clock
clockx2
LPM_WIDTH=
LPM_WIDTHAD=
LPM_NUMWORDS=
qa[]
qb[]
busy
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BUT11APX-1200 | NPN power transistor |
| BUT12A | SILICON DIFFUSED POWER TRANSISTOR(GENERAL DESCRIPTION) |
| BUT56A | NPN EPITAXIAL SILICON TRANSISTOR(HIGH VOLTAGE SWITCHING USE IN HORIZONTAL DEFLECTION OUTPUT STAGE) |
| BUT56A | POWER TRANSISTORS |
| BUT72 | NPN MULTI-EPITAXIAL POWER TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BUSS3823 | 制造商:n/a 功能描述:FUSE HOLDER 15A 250V |
| BUSS-3823 | 制造商:n/a 功能描述:FUSE HOLDER 15A 250V |
| BUS-S500-1.25-R | 制造商:Cooper Bussmann 功能描述: |
| BUS-S500-1.6-R | 制造商:Cooper Bussmann 功能描述: |
| BUS-S500-3.15-R | 制造商:Cooper Bussmann 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。