- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385202 > busmux (Altera Corporation) Parameterized Multiplexer(參數確定的多路復用器) PDF資料下載
參數資料
| 型號： | busmux |
| 廠商： | Altera Corporation |
| 英文描述： | Parameterized Multiplexer(參數確定的多路復用器) |
| 中文描述： | 參數復用器（參數確定的多路復用器） |
| 文件頁數： | 13/48頁 |
| 文件大?。?/td> | 293K |
| 代理商： | BUSMUX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
8
Altera Corporation
Gate Functions
lpm_decode
Parameterized Decoder
Ports
Parameters
Name
Type
Required
Description
clock
Input
No
Clock for pipelined usage. The
clock
port provides pipelined operation for
lpm_decode
. For
LPM_PIPELINE
values other than 0 (default value), the
clock
port must be connected.
Asynchronous clear for pipelined usage. The pipeline initializes to undefined.
The
aclr
port can be used at any time to reset the pipeline to all 0s,
asynchronously to the clock.
Data input. Treated as an unsigned binary-encoded number. This port is
LPM_WIDTH
wide.
Enable. All outputs are low when this port is inactive. If absent, the default
value is active (high).
Output of the decoder. This port is
LPM_DECODES
wide.
If
data[]
≥
LPM_DECODES
, all
eq[]
outputs are 0.
aclr
Input
No
data[]
Input
Yes
enable
Input
No
eq[]
Output
Yes
Name
Required
Value
Description
LPM_DECODES
Yes
2
LPM_WIDTH
≥
Integer > 0 Number of explicit decoder outputs. The default value is
2
LPM_WIDTH
.
Integer
≥
0
Specifies the number of clock cycles of latency associated with
the
eq[]
output. A value of zero (0) indicates that no latency
exists, and that a purely combinatorial function will be
instantiated. The default value is 0 (non-pipelined).
Integer > 0
Width of the input value to be decoded.
LPM_PIPELINE
No
LPM_WIDTH
Yes
LPM_DECODE
LPM_DECODES=2^LPM_WIDTH
LPM_PIPELINE=
LPM_WIDTH=
eq[]
clock
aclr
data[]
enable
相關PDF資料 |
PDF描述 |
|---|---|
| BUT11APX-1200 | NPN power transistor |
| BUT12A | SILICON DIFFUSED POWER TRANSISTOR(GENERAL DESCRIPTION) |
| BUT56A | NPN EPITAXIAL SILICON TRANSISTOR(HIGH VOLTAGE SWITCHING USE IN HORIZONTAL DEFLECTION OUTPUT STAGE) |
| BUT56A | POWER TRANSISTORS |
| BUT72 | NPN MULTI-EPITAXIAL POWER TRANSISTOR |
相關代理商/技術參數 |
參數描述 |
|---|---|
| BUSS3823 | 制造商:n/a 功能描述:FUSE HOLDER 15A 250V |
| BUSS-3823 | 制造商:n/a 功能描述:FUSE HOLDER 15A 250V |
| BUS-S500-1.25-R | 制造商:Cooper Bussmann 功能描述: |
| BUS-S500-1.6-R | 制造商:Cooper Bussmann 功能描述: |
| BUS-S500-3.15-R | 制造商:Cooper Bussmann 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。