- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385202 > busmux (Altera Corporation) Parameterized Multiplexer(參數(shù)確定的多路復(fù)用器) PDF資料下載
參數(shù)資料
| 型號： | busmux |
| 廠商： | Altera Corporation |
| 英文描述： | Parameterized Multiplexer(參數(shù)確定的多路復(fù)用器) |
| 中文描述： | 參數(shù)復(fù)用器（參數(shù)確定的多路復(fù)用器） |
| 文件頁數(shù)： | 15/48頁 |
| 文件大?。?/td> | 293K |
| 代理商： | BUSMUX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
10
Altera Corporation
Gate Functions
lpm_mux
Parameterized Multiplexer
Ports
Parameters
Name
Type
Required
Description
aclr
Input
No
Asynchronous clear for pipelined usage. The pipeline initializes to undefined.
The
aclr
port can be used at any time to reset the pipeline to all 0s,
asynchronously to the clock.
Data input. This port consists of
LPM_SIZE
buses, each
LPM_WIDTH
wide.
Clock for pipelined usage. The clock port provides pipelined operation for
lpm_mux
. For
LPM_PIPELINE
values other than 0 (default value), the
clock
port must be connected.
Selects one of the input buses. This port is
LPM_WIDTHS
wide.
Selected input port. This port is
LPM_WIDTH
wide.
data[][]
Input
Input
Yes
Yes
clock
sel[]
Input
Output
Yes
Yes
result[]
Name
Required
Value
Description
LPM_PIPELINE
No
Integer
≥
0
Specifies the number of clock cycles of latency
associated with the
result[]
output. A value of
zero (0) indicates that no latency exists, and that a
purely combinatorial function will be instantiated.
The default value is 0 (non-pipelined).
LPM_SIZE
Yes
2
LPM_WIDTHS
≥
Integer > 1 Number of inputs to each multiplexer. Number of
input buses.
Integer > 0
Width of the
data[][]
and
result[]
ports.
Integer > 0
Width of the
sel[]
port. The default value is
ceil(log
2
(
LPM_SIZE
)).
LPM_WIDTH
Yes
Yes
LPM_WIDTHS
data[][]
result[]
sel[]
LPM_MUX
clock
aclr
LPM_PIPELINE=
LPM_SIZE=
LPM_WIDTH=
LPM_WIDTHS=CEIL(LOG2(LPM_SIZE))
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BUT11APX-1200 | NPN power transistor |
| BUT12A | SILICON DIFFUSED POWER TRANSISTOR(GENERAL DESCRIPTION) |
| BUT56A | NPN EPITAXIAL SILICON TRANSISTOR(HIGH VOLTAGE SWITCHING USE IN HORIZONTAL DEFLECTION OUTPUT STAGE) |
| BUT56A | POWER TRANSISTORS |
| BUT72 | NPN MULTI-EPITAXIAL POWER TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BUSS3823 | 制造商:n/a 功能描述:FUSE HOLDER 15A 250V |
| BUSS-3823 | 制造商:n/a 功能描述:FUSE HOLDER 15A 250V |
| BUS-S500-1.25-R | 制造商:Cooper Bussmann 功能描述: |
| BUS-S500-1.6-R | 制造商:Cooper Bussmann 功能描述: |
| BUS-S500-3.15-R | 制造商:Cooper Bussmann 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。