- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385202 > busmux (Altera Corporation) Parameterized Multiplexer(參數(shù)確定的多路復用器) PDF資料下載
參數(shù)資料
| 型號： | busmux |
| 廠商： | Altera Corporation |
| 英文描述： | Parameterized Multiplexer(參數(shù)確定的多路復用器) |
| 中文描述： | 參數(shù)復用器（參數(shù)確定的多路復用器） |
| 文件頁數(shù)： | 31/48頁 |
| 文件大?。?/td> | 293K |
| 代理商： | BUSMUX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
26
Altera Corporation
Storage Functions
lpm_ff
Parameterized D or T Flipflop
Ports
Name
Type
Required
Description
aload
Input
No
Asynchronous load input. Asynchronously loads the flipflop with the value on
the
data[]
input. Default = 0. If
aload
is used,
data[]
must be used.
Synchronous set input. Sets the
q[]
outputs to the value specified by
LPM_SVALUE
, if that value is present, or sets the
q[]
outputs to all 1s. If both
sset
and
sclr
are used and both are asserted,
sclr
is dominant. The
sset
input affects the output
q[]
values before polarity is applied to the ports.
Synchronous load input. Loads the flipflop with the value on the
data[]
input
on the next active clock edge. Default = 0. If
sload
is used,
data[]
must be
used. For load operation,
sload
must be high (1) and
enable
must be high
(1) or unconnected.
T flipflop: toggle enable; D flipflop: data input. This port is
LPM_WIDTH
wide. If
the
data[]
port is not used, at least one of the
aset
,
aclr
,
sset
, or
sclr
ports must be used.
Positive-edge-triggered clock.
Clock enable input. Default = 1.
Synchronous clear input. If both
sset
and
sclr
are used and both are
asserted,
sclr
is dominant. The
sclr
input affects the output
q[]
values
before polarity is applied to the ports.
Asynchronous set input. Sets
q[]
outputs to the value specified by
LPM_AVALUE
, if that value is present, or sets the
q[]
outputs to all 1s.
Asynchronous clear input. If both
aset
and
aclr
are used and both are
asserted,
aclr
is dominant. The
aclr
input affects the output
q[]
values
before polarity is applied to the ports.
Data output from D flipflops. This port is
LPM_WIDTH
wide.
sset
Input
No
sload
Input
No
data[]
Input
No
clock
Input
Input
Input
Yes
No
No
enable
sclr
aset
Input
No
aclr
Input
No
q[]
Output
Yes
aload
sset
sload
data[]
clock
enable
sclr
LPM_FF
LPM_AVALUE=
LPM_FFTYPE=
LPM_SVALUE=
LPM_WIDTH=
q[]
aclr
aset
相關PDF資料 |
PDF描述 |
|---|---|
| BUT11APX-1200 | NPN power transistor |
| BUT12A | SILICON DIFFUSED POWER TRANSISTOR(GENERAL DESCRIPTION) |
| BUT56A | NPN EPITAXIAL SILICON TRANSISTOR(HIGH VOLTAGE SWITCHING USE IN HORIZONTAL DEFLECTION OUTPUT STAGE) |
| BUT56A | POWER TRANSISTORS |
| BUT72 | NPN MULTI-EPITAXIAL POWER TRANSISTOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BUSS3823 | 制造商:n/a 功能描述:FUSE HOLDER 15A 250V |
| BUSS-3823 | 制造商:n/a 功能描述:FUSE HOLDER 15A 250V |
| BUS-S500-1.25-R | 制造商:Cooper Bussmann 功能描述: |
| BUS-S500-1.6-R | 制造商:Cooper Bussmann 功能描述: |
| BUS-S500-3.15-R | 制造商:Cooper Bussmann 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。