參數(shù)資料
型號(hào)： BU-64743G8-200
廠(chǎng)商： DATA DEVICE CORP
元件分類(lèi)： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80
封裝： 22.35 X 22.35 MM, 3.30 MM HEIGHT, CERAMIC, QFP-80
文件頁(yè)數(shù)： 59/93頁(yè)
文件大小： 585K
代理商： BU-64743G8-200
62
Data Device Corporation
www.ddc-web.com
BU-6474X/6484X/6486X
J-07/05-0
SELECT (I)
B12
Device Select.
Generally connected to a CPU address decoder output to select the Mark3 for a
transfer to/from either RAM or register.
TABLE 62. PROCESSOR INTERFACE CONTROL
SIGNAL NAME
DESCRIPTION
BU-64840B3
BU-64860B3
BALL
B12
STRBD (I)
A12
Strobe Data.
Used in conjunction with SELECT to initiate and control the data transfer cycle
between the host processor and the Mark3. STRBD must be asserted low through
the full duration of the transfer cycle.
A12
ADDR_LAT(I) /
MEMOE (O)
L9
Memory Output Enable or Address Latch.
In buffered mode, the ADDR_LAT input is used to configure the buffers for A15-
A0, SELECT, MEM/REG, and MSB/LSB (for 8-bit mode only) in latched mode
(when low) or transparent mode (when high). That is, the Mark3's internal trans-
parent latches will track the values on A15-A0, SELECT, MEM/REG, and
MSB/LSB when ADDR_LAT is high, and latch the values when ADDR_LAT goes
low.
In general, for interfacing to processors with a non-multiplexed address/data bus,
ADDR_LAT should be hardwired to logic "1". For interfacing to processors with a
multiplexed address/data bus, ADDR_LAT should be connected to a signal that
indicates a valid address when ADDR_LAT is logic "1".
In transparent mode, MEMOE output signal is used to enable data outputs for
external RAM read cycles (normally connected to the OE input signal on external
RAM chips).
U10
ZEROWAIT (I) /
MEMWR (O)
M10
Memory Write or Zero Wait.
In buffered mode, input signal (ZEROWAIT) used to select between the zero wait
mode (ZEROWAIT = "0") and the non-zero wait mode (ZEROWAIT = "1").
In transparent mode, active low output signal (MEMWR) asserted low during
memory write transfers to strobe data into external RAM (normally connected to
the WR input signal on external RAM chips).
T8
16 / 8 (I) /
DTREQ (O)
L10
Data Transfer Request or Data Bus Select.
In buffered mode, input signal 16/8 used to select between the 16 bit data transfer
mode (16/8 = "1") and the 8-bit data transfer mode (16/8 = "0").
In transparent mode (16-bit only), active low level output signal DTREQ used to
request access to the processor/RAM interface bus (address and data buses).
R17
MSB / LSB (I) /
DTGRT (I)
J7
Data Transfer Grant or Most Significant Byte/Least Significant Byte.
In 8-bit buffered mode, input signal (MSB/LSB) used to indicate which byte is cur-
rently being transferred (MSB or LSB). The logic sense of MSB/LSB is controlled
by the POL_SEL input. MSB/LSB is not used in the 16-bit buffered mode.
In transparent mode, active low input signal (DTGRT) asserted in response to the
DTREQ output to indicate that control of the external processor/RAM bus has
been transferred from the host processor to the Mark3.
B6
RD / WR (I)
A11
Read/Write.
For host processor access, RD/WR selects between reading and writing. In the
16-bit buffered mode, if POL_SEL is logic "0”, then RD/WR should be low (logic
"0") for read accesses and high (logic "1") for write accesses. If POL_SEL is logic
"1", or the interface is configured for a mode other than 16-bit buffered mode, then
RD/WR is high (logic "1") for read accesses and low (logic "0") for write accesses.
B11
BU-64743B8
BU-64843B8
BU-64863B8
BALL
BALL GRID ARRAY PACKAGE - SIGNAL DESCRIPTIONS BY FUNCTIONAL GROUPS (CONT.)
相關(guān)PDF資料
PDF描述
BU-65142D1-240L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-65142D1-260Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-65142D1-340Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-65142D1-370Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-65142D1-370 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU-65-0 功能描述:測(cè)試電夾 ALLIGATOR CLIP BLK RoHS:否 制造商:Pomona Electronics 類(lèi)型:Minigrabber clip 顏色:Black
BU65-0 制造商:MUELLER ELECTRIC CO. 功能描述: 制造商:Mueller Electric Company 功能描述:
BU-651-0 功能描述:測(cè)試電夾 Black Shrouded Small RoHS:否 制造商:Pomona Electronics 類(lèi)型:Minigrabber clip 顏色:Black
BU-651-2 功能描述:測(cè)試電夾 Red Shrouded Small A RoHS:否 制造商:Pomona Electronics 類(lèi)型:Minigrabber clip 顏色:Black
BU65170G0-100 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Interface IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*