參數(shù)資料
型號(hào): BT261KPJ
元件分類: TVS-瞬態(tài)抑制二極管
英文描述: Transient Voltage Suppressor Diodes
中文描述: 視頻信號(hào)發(fā)生器
文件頁(yè)數(shù): 35/56頁(yè)
文件大?。?/td> 387K
代理商: BT261KPJ
Brooktree
29
L261_H
I
NTERNAL
R
EGISTERS
CLAMP Start and Stop Registers
Bt261
30 MHz Pixel Clock Monolithic CMOS HSYNC Line Lock Controller
CLAMP Start and Stop Registers
These two 16-bit registers specify the horizontal count (in pixel clocks) at which to assert and negate the CLAMP out-
put. The [start value] specifies the number of CLOCK cycles after the falling edge of noise-gated CSYNC* that
CLAMP is set high. The [stop value] specifies the number of CLOCK cycles after the falling edge of noise-gated
CSYNC* that CLAMP is set low. If [start value] = [stop value], CLAMP will remain a constant logical one. Values
from $0000 (1) to $0FFF (4096) may be specified. There is a 3-pixel-clock pipeline delay in clearing the horizontal
counter when the part is used in phase-lock loop mode. When the pixel clock is generated by dividing down an ex-
ternal oscillator, this delay is in oscillator clocks. Thus, output of this signal with respect to CSYNC* may be delayed.
D4–D7 of CLAMP start high are ignored during MPU write cycles and return a logical zero during MPU read cy-
cles. The 16-bit CLAMP start register is not updated until the write cycle to the CLAMP start high register. Thus, the
writing sequence should be [clamp start low] [clamp start high].
D4–D7 of CLAMP stop high are ignored during MPU write cycles and return a logical zero during MPU read cy-
cles. The 16-bit CLAMP stop register is not updated until the write cycle to the CLAMP stop high register. Thus, the
writing sequence should be [clamp stop low] [clamp stop high].
A value corresponding to 1
μ
s after the falling edge of CSYNC* is recommended for the [start] value, and a value
of 1
μ
s before the rising edge of CSYNC* is recommended for the [stop] value if DC restoration is to occur during
the horizontal sync interval. If DC restoration is to occur during the back porch interval, a value corresponding to 500
ns after the rising edge of CSYNC* is recommended for the [start] value and a value corresponding to 2.5
μ
s after the
rising edge of CSYNC* is recommended for the [stop] value. For restoration of signals with subcarrier-encoded
NTSC or PAL, the 7.8–9.4
μ
s interval (12–15 percent of HCOUNT) following the color burst may be better for
clamping a luminance signal with residual burst.
CLAMP Start/Stop High
CLAMP Start/Stop Low
Data Bit
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Cascaded Value
H11
H19
H9
H8
H7
H6
H5
H4
H3
H2
H1
H0
相關(guān)PDF資料
PDF描述
BT300-500R Thyristors(可控硅)
BT300BSERIES Transient Voltage Suppressor Diodes
BT300B Thyristors
BT300B-500R Thyristors
BT300B-600R Thyristors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BT26P 制造商:Banner Engineering 功能描述:FIBER BT26P
BT26S 制造商:Banner Engineering 功能描述:Sensor, Fiber Optic, Assembly, Bifurcated 制造商:Banner Engineering 功能描述:FIBER OPTIC SENSOR 制造商:Banner Engineering 功能描述:FIBER OPTIC SENSOR; Fiber Optic Sensor Type:Bifurcated Fibre; Type:Bifurcated Fibre ;RoHS Compliant: Yes
BT26SM900 制造商:Banner Engineering 功能描述:Sensor, Glass Fiber 制造商:Banner Engineering 功能描述:FIBER BT26SM900 ;ROHS COMPLIANT: YES
BT26SMSS 制造商:Banner Engineering 功能描述:Sensor, Glass Fiber
BT-27 功能描述:TERM BLOCK HIGH CURRENT 27CIRC RoHS:是 類別:連接器,互連式 >> 接線座 - 隔板塊 系列:BT 標(biāo)準(zhǔn)包裝:10 系列:Beau™ 38780 端接塊類型:阻隔塊 電路數(shù):15 導(dǎo)線入口數(shù)目:30 間距:0.438"(11.12mm) 行數(shù):2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類型:雙壁(雙) 特點(diǎn):法蘭 顏色:黑 包裝:散裝 安裝類型:通孔 工作溫度:- 材料 - 絕緣體:聚對(duì)苯二甲酸丁二酯(PBT),玻璃纖維增強(qiáng)型 材料可燃性額定值:UL94 V-0 其它名稱:038780-111538780-1115387801115