- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C983AKC (ADVANCED MICRO DEVICES INC) Integrated Multiport Repeater 2 (IMR2⑩) PDF資料下載
參數(shù)資料
| 型號： | AM79C983AKC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | Integrated Multiport Repeater 2 (IMR2⑩) |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP132 |
| 封裝： | PLASTIC, QFP-132 |
| 文件頁數(shù)： | 30/60頁 |
| 文件大?。?/td> | 348K |
| 代理商： | AM79C983AKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
30
Am79C983A
P R E L I M I N A R Y
Unless otherwise indicated, the discussion of registers
that are concerned with status or control on the IMR2
device will have the following format.
IMR2 Device Registers
Where
:
Pn refers to a PAUI port.
AUI refers to the AUI port
RAUI refers to the RAUI port
EP refers to the Expansion Bus
Unless otherwise indicated, the discussion of regis-
ters that are concerned with status or control on
QuIET devices connected to the IMR2 device will
have the following format.
QuIET Device Registers
Where:
TPn refers to a TP port on a QuIET device.
SPn refers to a QuIET device port connected to
the AUI port or PAUI port on this device or to any
port on another IMR2 device.
Note: The port on the QuIET device may be connected
to a port on another IMR2 device.
Status Register
The Status Register can be accessed at any time by
reading the Command Register.
The 8-bit quantity read has the following format:
I
Interrupt. This bit reflects the state of the INT output
pin. If this bit is set to 1, then this IMR2 device is
driving the INT pin. Note that INT is an open drain
output and that multiple devices may share the
same interrupt signal.
Transceiver Interface Changed. This bit is set if the
interface to at least one SDATA input has changed
from a QuIET device to a non-QuIET device or
from a non-QuIET device to a QuIET device.
Source Address Match. This bit is set if the inter-
rupt is caused by a source address match of the
E
S
incoming data packet. This bit remains set until the
Source Address Match Status Register is read.
Bit Rate Error and Partition. This bit is set if the
interrupt is caused by either a bit rate error or a
change in the partition status of a port.
Source Address Change. This bit is set if the inter-
rupt is caused by a change in the source address
or a mismatch between the incoming source ad-
dress and a preferred address.
Polarity and SQE. This bit is set if the interrupt is
caused by a change in the SQE test results or a
polarity change.
Link and Loopback
.
This bit is set if the interrupt is
caused by a link or loopback change.
Reserved. The values of reserved bits
are indeterminate.
Register Bank 0: Repeater Registers
These registers are accessed by writing the bit pattern
0000 0000 to the C Register. The contents of all at-
tribute counters are indeterminate upon power up.
B
M
P
L
X
Source Address Match Register
Address:
1110 1010
This is a read/write register. The six bytes are read or
written in LOW byte to HIGH byte order. The sequence
is (re)started once the C register is programmed for ac-
cess to this register. This register may be used to track
nodes within a LAN by reporting the port that received
a packet with a specific source address. The source ad-
dress field of incoming packets is always compared
with the 48-bit quantity stored in this register. The initial
value of this register is indeterminate.
The IMR2 indicates a match by setting the correspond-
ing bit in the Source Address Match Interrupt Register
of the receiving port. If the Source Address Match In-
terrupt Enable bit is enabled, then the INT output pin is
driven LOW. The set bit(s) in the Source Address
Match Interrupt Registers are cleared when these reg-
isters are read.
Note:
Once the sequence is started, all six bytes have
to be written or the contents do not change.
P7
0
P6
EP/0
RAUI
AUI
P5
P4
P3
P11 P10 P9
P2
P1
P0
P8
D Port Read/Write
Byte 0
Byte 1
TP7 TP6 TP5 TP4 TP3 TP2 TP1 TP0
SP3 SP2 SP1 SP0
TP11 TP
10
TP9 TP8
Byte 0
Byte 1
D Port Read/Write
I
E
S
X
B
M
P
L
C Port Read
bit 7
bit 0
bit 47
bit 40
D Port Read/Write
MSB
LSB
Byte 0
Byte 1
Byte 4
Byte 5
Byte 2
Byte 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C984 | enhanced Integrated Multiport Repeater (eIMR⑩) |
| AM79C984A | enhanced Integrated Multiport Repeater (eIMR⑩) |
| AM79C984AJC | enhanced Integrated Multiport Repeater (eIMR⑩) |
| AM79C984AKCW | Circular Connector; No. of Contacts:6; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:8; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:8-35 RoHS Compliant: No |
| AM79C985JC | enhanced Integrated Multiport Repeater Plus (eIMR+⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C983AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Integrated Multiport Repeater 2 (IMR2⑩) |
| AM79C983ASKC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Hub Controller |
| AM79C983KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Hub Controller |
| AM79C983SKC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Hub Controller |
| AM79C984 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:enhanced Integrated Multiport Repeater (eIMR⑩) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。