- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C976KIW (ADVANCED MICRO DEVICES INC) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C976KIW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁(yè)數(shù)： | 148/309頁(yè) |
| 文件大?。?/td> | 2070K |
| 代理商： | AM79C976KIW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)當(dāng)前第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)
148
Am79C976
8/01/00
P R E L I M I N A R Y
Table 53. EEPROM_ACC: EEPROM Access Register
Bit
Name
Description
15
PVALID
EEPROM Valid status bit. PVALID is read only; write operations have no effect. A value of 1 in this
bit indicates that a PREAD operation has occurred, and that (1) there is an EEPROM connected to
the Am79C976 controller interface pins and (2) the contents read from the EEPROM have passed
the CRC verification operation.
A value of 0 in this bit indicates a failure in reading the EEPROM. The CRC for the EEPROM is
incorrect or no EEPROM is connected to the interface pins.
PVALID is set to 0 during H_RESET. However, following the H_RESET operation, an automatic
read of the EEPROM will be performed. Just as is true for the normal PREAD command, at the end
of this automatic read operation, the PVALID bit may be set to 1. Therefore, H_RESET will set the
PVALID bit to 0 at first, but the automatic EEPROM read operation may later set PVALID to a 1.
If PVALID becomes 0 following an EEPROM read operation (either automatically generated after
H_RESET, or requested through PREAD), then all EEPROM-programmable registers will be reset
to their default values. The content of the Address PROM locations, however, will not be cleared.
If no EEPROM is present at the EESK, EEDI, and EEDO pins, then all attempted PREAD
commands will terminate early and PVALID will
not
be set. This applies to the automatic read of
the EEPROM after H_RESET, as well as to host-initiated PREAD commands.
14
PREAD
EEPROM Read command bit. When this bit is set to a 1 by the host, the PVALID bit (bit 15) will
immediately be reset to a 0, and then the Am79C976 controller will perform a read operation from
the external serial EEPROM. The EEPROM data that is fetched during the read will be stored in
the appropriate internal registers on board the Am79C976 controller. Upon completion of the
EEPROM read operation, the Am79C976 controller will assert the PVALID bit.
At the end of the read operation, the PREAD bit will automatically be reset to a 0 by the Am79C976
controller and PVALID will be set, provided that an EEPROM existed on the interface pins and that
the CRC for the EEPROM was correct.
Note that when PREAD is set to a 1, then the Am79C976 controller will no longer respond to any
accesses directed toward it until the PREAD operation has completed successfully. The
Am79C976 controller will terminate these accesses with the assertion of DEVSEL and STOP while
TRDY is not asserted, signaling to the initiator to disconnect and retry the access at a later time.
If a PREAD command is given to the Am79C976 controller but no EEPROM is attached to the
interface pins, the PREAD bit will be cleared to a 0, and the PVALID bit will remain reset with a
value of 0. This applies to the automatic read of the EEPROM after H_RESET as well as to host
initiated PREAD commands. All EEPROM programmable registers will be set to their default values
by such an aborted PREAD operation.
At the end of the read operation, if bit 15 of the PMC Alias register is zero or the VAUX_SENSE pin
is low, the PME_STATUS and PME_EN bits of the PMCSR register will be reset.
13
EEDET
EEPROM Detect. This bit indicates whether or not an EEPROM was detected by the ERPROM
read operation. If this bit is a 1, it indicates that an EEPROM was detected. If this bit is a 0, it
indicates that an EEPROM was not detected.
EEDET is read only; write operations have no effect. The value of this bit is determined at the end
of the H_RESET operation.
12-5
RES
Reserved locations. Written as zeros and read as undefined.
4
EEN
EEPROM Port Enable. When this bit is set to a 1, it causes the values of ECS, ESK, and EDI to be
driven onto the EECS, EESK, and EEDI pins, respectively. If EEN = 0 and no EEPROM read
function is currently active, then EECS will be driven LOW. When EEN = 0 and no EEPROM read
function is currently active, EESK and EEDI pins will be driven by the LED1 and LED0 functions,
respectively. See Table 54.
3
RES
Reserved location. Written as 0; read as undefined.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C976KCW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C978 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C978AKC\W | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。