- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C32AVC (ADVANCED MICRO DEVICES INC) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數(shù)資料
| 型號： | AM79C32AVC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | DATACOM, DIGITAL SLIC, PQFP44 |
| 封裝： | PLASTIC, TQFP-44 |
| 文件頁數(shù)： | 47/101頁 |
| 文件大?。?/td> | 1607K |
| 代理商： | AM79C32AVC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
Am79C30A/32A Data Sheet
47
D-Channel Error Register — (DER) — Read Only
The DER has the format illustrated in Table 48.
DER bits 0, 1, 3, 4, 5, and 6 are set when the last byte of the associated packet is read from the D-channel Receive
buffer.
The DER bits generate interrupts and are set/reset under the conditions shown in Table 49 (in addition to a hardware
reset).
Table 49.
DER Interrupts
Extended FIFO Control Register — (EFCR) — Read/Write
Address = Indirect 92H
Table 48.
D-Channel Error Register
Bit
Logical 1
Logical 0 (Default Value)
0
Received Packet Abort
No abort received
1
Non-integer number of bits have been received
Integer number of bits received
2
Collision Detected
No error
3
FCS Error
No error
4
Overflow Error
No error
5
Underflow Error
No error
6
Overrun Error
No error
7
Underrun Error
No error
Bit Generates Interrupt
0
Yes, if DMR2 bit 0 = 1 When seven consecutive 1s are received
within a packet (DSR1 bit 2 = 1)
1
Yes, if DMR2 bit 1 = 1 Upon error condition after closing flag has
been received
2
Yes, if DMR2 bit 2 = 1 See section on collision detection
Bit Set
Bit Reset
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or when
DTCR is loaded
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or when
DTCR is loaded
3
Yes, if DMR2 bit 3 = 1 If error occurs
4
Yes, if DMR2 bit 4 = 1 If error occurs
5
Yes, if DMR2 bit 5 = 1 If error occurs
6
Yes, if DMR2 bit 6 = 1 If error occurs
7
Yes, if DMR2 bit 7 = 1 If error occurs
Bit
Function
7
6
5
4
3
2
1
0
0
X
X
X
X
0
X
X
Bits 7 and 2 reserved, must be written to 0
See Table 20.
Bits 6–3 control attenuation of the analog sidetone path (ASTG)
0
X
X
X
X
0
0
X
Start of Second Received Packet In FIFO interrupt disabled
0
X
X
X
X
0
1
X
Start of Second Received Packet In FIFO interrupt enabled
0
X
X
X
X
0
X
0
Normal mode of FIFO operation
0
X
X
X
X
0
X
1
Extended mode of FIFO operation
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C850KC | SUPERNET-R 3 |
| AM79C850KCW | SUPERNET-R 3 |
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C873 | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C32JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C32JCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C32PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C32PCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C401JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Protocol Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。