- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C30AVC (ADVANCED MICRO DEVICES INC) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數(shù)資料
| 型號： | AM79C30AVC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | DATACOM, DIGITAL SLIC, PQFP44 |
| 封裝： | PLASTIC, TQFP-44 |
| 文件頁數(shù)： | 48/101頁 |
| 文件大小： | 1607K |
| 代理商： | AM79C30AVC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
48
Am79C30A/32A Data Sheet
Peripheral Port (PP)
Overview
The purpose of the Peripheral Port is to allow external
peripherals to be connected to the DSC/IDC circuit.
There are two basic modes of operation, Serial Bus
Port mode, and IOM-2 Terminal mode. Within IOM-2
Terminal mode, the DSC/IDC circuit may be configured
as any combination of IOM-2 timing/control master or
slave. The definition of the Peripheral Port pins de-
pends on the operating mode of the port, as described
in Table 50.
Serial Bus Port (SBP) Mode
The SBP mode of operation is backwards compatible
with the Revision D DSC circuit serial port and is en-
tered either following a device RESET or if pro-
grammed in PPCR1.
In SBP mode, the SCLK output provides a 192-kHz 1X
data clock of programmable polarity. The SBIN and
SBOUT pins support three 8-bit serial data channels,
designated Bd, Be, and Bf. The SFS output provides an
8-kHz serial frame sync pulse eight bit periods in width,
coincident with the Bd channel. The SBP mode timing
is illustrated in Figure 5.
Following a RESET, the SCLK and SFS outputs will de-
fault to a high-impedance state, which will be main-
tained until any MUX connection is programmed (or
until the Peripheral Port is programmed to an IOM-2
mode). SCLK and SFS will remain in a high-impedance
state if the Peripheral Port is explicitly disabled. The
SCLK and SFS signals are synchronized to the re-
ceived S-interface frame. If there is no S-interface
frame synchronization, the SCLK and SFS signals will
free-run at 192 kHz and 8 kHz respectively.
If the DSC/IDC circuit is programmed to Idle mode, the
SFS output is driven Low but SCLK continues to run. In
Power-Down mode, both the SFS and SCLK outputs
are high-impedance.
IOM-2 Terminal Mode Overview
The IOM-2 Interface standard encompasses both a Li-
necard mode and a Terminal mode. The Terminal
mode was defined to provide four functions, as follows:
1. Connection of multiple Layer-2 devices to a Layer-1
device (in this case, the Layer-1 device is the S/T In-
terface LIU). Provision for the connection of
non-IOM-2 devices is included.
2. Programming and control of Layer-1 or Layer-2 de-
vices that do not have a microprocessor interface,
for example, a U-interface transceiver.
Table 50.
Pin Operation versus Peripheral Port Modes
Pin
SBP
On
Port
Disabled
IOM-2 M
Activated
IOM-2 M
Deactivated
IOM-2 S*
Bus Reverse
Activated
IOM-2 S* Bus
Reverse
Deactivated
IOM-2 S No
Bus Reverse
Activated
IOM-2 S No
Bus Reverse
Deactivated
SBIN
IN
Z
IN
IN
IN/OD
OD
OD
Z
SBOUT
OUT Z
OD
Z
OD/IN
Z
IN
Z
SCLK
OUT Z
OUT
Low
IN
IN
IN
IN
SFS
OUT Z
OUT
Low
IN
IN
IN
IN
BCL/CH2STRB
IN = Input
OUT Z
OUT = Output
OUT
Low
Z
Z
Z
Z
Z = High Impedance
OD = Open Drain Output
Note:
*The Am79C30A is a non-Layer-1 component when operated in the Slave mode; however, it has a microprocessor interface.
As a result, it is required to change the direction of its I/O pins at certain times in order to communicate with both the upstream
Layer-1 device and any downstream peripheral devices. In the IOM-2 Slave mode, the direction of data flow is reversed with
respect to the DSC circuit during Sub-frame 0 and during the deactivated state. The rule is that the upstream Layer-1 device
only uses Sub-frame 0 and does not reverse its pins. Any non-Layer-1 component that does not contain a microprocessor
interface (i.e., program by the DSC circuit over the Monitor channel in Sub-frame 1) uses Sub-frame 0 to talk to the Layer-1
device and Sub-frame 1 to talk to the DSC circuit. It does not reverse its pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C32A | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AJC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C850KC | SUPERNET-R 3 |
| AM79C850KCW | SUPERNET-R 3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C30PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C31 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C312 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C312A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C312ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。