參數(shù)資料
型號: AM79C30AVC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 數(shù)字傳輸電路
英文描述: Digital Subscriber Controller⑩ (DSC⑩) Circuit
中文描述: DATACOM, DIGITAL SLIC, PQFP44
封裝: PLASTIC, TQFP-44
文件頁數(shù): 11/101頁
文件大小: 1607K
代理商: AM79C30AVC
Am79C30A/32A Data Sheet
11
Bc buffers must be accessed within 122.4 μs. This is to
prevent erroneous data transfers. Only one interrupt is
used to signal accessibility for both B channels of the S
Interface. Since the data transfer must occur synchro-
nously to the S Interface, any data access to either Bb
or Bc or both must be made within the122.4 μs limit.
Note that even though only a single interrupt is issued,
either or both S-Interface B channels must be serviced.
IR bits 2, 3, 5, 6, and 7, if set, indicate that a bit has
been set in the associated status or error register. All of
the interrupts generated by the Am79C30A/32A can be
individually disabled. In the case of IR bit 7, the inter-
rupt can also be masked by setting PPIER bit 7 to 0.
DMR1, DMR2, DMR3, LMR2, MCR4, and MF control
the mask conditions that affect the INT pin. The INT pin
is activated only by interrupts that are not disabled. The
Interrupt Register reflects the status of enabled inter-
rupts. The INT pin can be disabled by setting INIT Reg-
ister bit 2 to a logical 1.
The Am79C30A/32A has facilities that allow the micro-
processor to read the status registers (status update is
inhibited during status read) or the IR at any time dur-
ing functional operation.
相關(guān)PDF資料
PDF描述
AM79C32A Digital Subscriber Controller⑩ (DSC⑩) Circuit
AM79C32AJC Digital Subscriber Controller⑩ (DSC⑩) Circuit
AM79C32AVC Digital Subscriber Controller⑩ (DSC⑩) Circuit
AM79C850KC SUPERNET-R 3
AM79C850KCW SUPERNET-R 3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C30PC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface
AM79C31 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
AM79C312 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
AM79C312A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
AM79C312ADC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface