- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5702VN (Asahi Kasei Microsystems Co.,Ltd) 4-Channel ADC with PLL & MIC-AMP PDF資料下載
參數(shù)資料
| 型號： | AK5702VN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 4-Channel ADC with PLL & MIC-AMP |
| 中文描述： | 4通道ADC，帶鎖相環(huán) |
| 文件頁數(shù)： | 66/76頁 |
| 文件大?。?/td> | 933K |
| 代理商： | AK5702VN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
[AK5702]
MS0623-E-00
2007/06
- 66 -
CONTROL SEQUENCE
■
Clock Set up
When ADC is powered-up, the clocks must be supplied.
1.
PLL Master Mode.
BCLK pin
LRCK pin
MCKO bit
(Addr:06H, D2)
PMPLL bit
(Addr:01H, D0)
40msec(max)
Output
(1)
(6)
Power Supply
PDN pin
PMVCM bit
(Addr:00H, D2)
(2)
(3)
MCKI pin
(5)
(4)
Input
M/S bit
(Addr:01H, D1)
MCKO pin
Output
(8)
(7)
40msec(max)
Example:
Audio I/F Format: I2S
BCLK frequency at Master Mode: 64fs
Input Master Clock Select at PLL Mode: 11.2896MHz
MCKO: Enable
Sampling Frequency: 44.1kHz
(1) Power Supply & PDN pin = “L”
“H”
(3)Addr:00H, Data:04H
(2)Addr:01H, Data:12H
Addr:04H, Data:23H
Addr:05H, Data:2FH
(4)Addr:06H, Data:04H
Addr:01H, Data:13H
MCKO, BCLK and LRCK output
Figure 59. Clock Set Up Sequence (1)
<Example>
(1)
After Power Up, PDN pin “L”
→
“H”
“L” time of 150ns or more is needed to reset the AK5702.
(2)
DIF1-0, PLL3-0, FS3-0, BCKO1-0 and M/S bits should be set during this period as follows.
(2a) M/S bit = “1” and setting of PLL3-0, FS3-0, BCKO1-0 bits.
(2b) Setting of DIF1-0 bits.
(3)
Power UpVCOM: PMVCM bit = “0”
→
“1”
VCOM should first be powered-up before the other block operates.
(4)
In case of using MCKO output: MCKO bit = “1”
In case of not using MCKO output: MCKO bit = “0”
(5)
PLL operation starts after PMPLL bit changes from “0” to “1” and MCKI is supplied from an external source.
PLL lock time is 40ms(max) at MCKI=12MHz (Table 4).
(6)
The AK5702 starts to output the LRCK and BCLK clocks after the PLL becomes stable. Then normal operation
starts.
(7)
The invalid frequency is output from MCKO pin during this period if MCKO bit = “1”.
(8)
The normal clock is output from MCKO pin after the PLL is locked if MCKO bit = “1”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK6002A | Circular Connector; No. of Contacts:8; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-8 RoHS Compliant: No |
| AK6002AF | Circular Connector; No. of Contacts:23; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-99 RoHS Compliant: No |
| AK6002AV | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AK6004A | Circular Connector; No. of Contacts:26; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:16-26 RoHS Compliant: No |
| AK6004AF | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK5703 | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel 24-bit ADC with PLL & MIC-AMP |
| AK5703EN | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel 24-bit ADC with PLL & MIC-AMP |
| AK5720VT | 功能描述:ADC, Audio 24 bit 96k I2S 16-TSSOP 制造商:akm semiconductor inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:ADC，音頻 分辨率（位）:24 b 采樣率（每秒）:96k 數(shù)據(jù)接口:I2S 電壓源:模擬和數(shù)字 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOP 標準包裝:1 |
| AK5730 | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel Differential Audio ADC for Line & Mic Inputs |
| AK5730VQ | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel Differential Audio ADC for Line & Mic Inputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。