- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4650VG (Asahi Kasei Microsystems Co.,Ltd) 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC PDF資料下載
參數(shù)資料
| 型號： | AK4650VG |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| 中文描述： | 16位ツヒ編解碼器麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 22/86頁 |
| 文件大?。?/td> | 824K |
| 代理商： | AK4650VG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
[AK4650]
MS0502-E-01
2007/04
- 22 -
■
System Clock
A fully integrated analog phase locked loop (PLL) generates a clock that is selected by the PLL1-0 pins (Table 2).
When the external master clock is used, the PLL should be powered-up after the external master clock is input. It takes
0.5ms(typ) for X’tal oscillator to be stable after PR5 bit = “0” which depends on the X’tal. The PLL needs 9ms lock time,
whenever the sampling frequency changes or the PLL is powered-up (VRA bit = “0”
→
“1”).
When the clock input to MCKI pin stops during normal operation of AC-Link (PR4 = PR5 bits = “0”), the internal PLL
continues to oscillate (a few MHz), and BITCLK output goes to “L” (Table 3).
MCLK and SYNC must be present whenever the ADC or DAC is operating (PR0 = PR1 = PR3 = PR4 = PR5 bits = “0”).
If these clocks are not provided, the AK4650 may draw excess current due to its use of internal dynamically refreshed
logic. If the external clocks are not present, the ADC and DAC must be placed in the power-down mode by setting PR0-6
bits.
PLL1 pin
PLL0 pin
L
L
H
L
H
H
Table 2. MCKI Input Frequency
Power up
Frequency set by PLL1-0
pins (Table 2)
BITCLK pin
12.288MHz Output
MCKI
24.576MHz
N/A
3.6864MHz
12MHz
Power down
PLL Unlock
MCKI pin
Refer to Table 1
Frequency set by PLL1-0 pins
(Table 2)
“L”
Input
or
Fixed to “L” or “H” externally
“L”
SYNC pin
Input
Fixed to “L” or “H” externally
Table 3. Clock Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4651 | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4651VG | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4665A | 20-Bit Stereo CODEC with MIC/HP-AMP |
| AK4665AEN | 20-Bit Stereo CODEC with MIC/HP-AMP |
| AK4671 | Stereo CODEC with MIC/RCV/HP-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4651 | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4651VG | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4664VQ | 功能描述:IC CODEC STEREO 20BIT LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1,000 |
| AK4665A | 制造商:AKM 制造商全稱:AKM 功能描述:20-Bit Stereo CODEC with MIC/HP-AMP |
| AK4665AEN | 制造商:AKM 制造商全稱:AKM 功能描述:20-Bit Stereo CODEC with MIC/HP-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。