- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4565 (Asahi Kasei Microsystems Co.,Ltd) LOW POWER 20BIT CODEC WITH BUILT IN ALC PDF資料下載
參數(shù)資料
| 型號： | AK4565 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| 中文描述： | 低功耗20位編解碼器中的ALC的建造 |
| 文件頁數(shù)： | 12/33頁 |
| 文件大小： | 249K |
| 代理商： | AK4565 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
ASAHI KASEI
[AK4565]
MS0132-E-01
2003/05
- 12 -
The clocks may be stopped.
4128/fs
PDN pin
Power Supply
ADC Internal
State
Control register
Write to register
DAC Internal
State
External clocks
AIN
SDTO0,1
SDTI
AOUT
PD
PDN pin may be “L” at power-up.
INIT
GD
Normal
GD
GD (1)
“0”data
(3) “0”data
PD
(2)
PM
Normal
(1)
Idle Noise
Normal
PM
Normal
“0”data
GD (1)
GD (1)
(4)
(4)
INIT-1
INIT-2
Normal
Normal
Inhibit-1
Inhibit-2
Normal
(5)
4128/fs
INIT
GD (1)
INIT-2
Read from register
Inhibit-1
Normal
Figure 8. Power-up/Power-down Timing Example
INIT:
Initializing. At this time, STAT bit is “0”. When this flag becomes “1”, INIT process has completed.
IPGA is MUTE state.
Power-down state. ADC is output “0”, analog output of DAC goes floating.
Power-down state by operating Power Management bit
Initializing all registers.
Initializing read only registers in control registers.
Inhibits writing and reading to all control registers.
Inhibits writing to all control registers.
PD:
PM:
INIT-1:
INIT-2:
Inhibit-1:
Inhibit-2:
Note: Please refer to “explanation of register” about the condition of each register.
(1) Digital output corresponding to the analog input and analog output corresponding to the digital input are delayed
by the group delay (GD).
(2) If the analog signal does not be input, the digital outputs have the op-amp of input and some noise in ADC.
(3) ADC data is “0” data at power-down.
(4) A few noise occurs at the “
↓
↑
” of PDN signal. Please mute the analog output externally if the noise influences
the system application.
(5) When the external clocks are stopped, the AK4565 should be placed in the power-down state (PDN pin = “L” or
PM3-0 bit = “0”) .
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4565VF | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| AK4566 | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4566VN | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4569 | 20-Bit Stereo CODEC with IPGA & HP-AMP |
| AK4569VN | 20-Bit Stereo CODEC with IPGA & HP-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4565VF | 制造商:AKM 制造商全稱:AKM 功能描述:LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| AK4566 | 制造商:AKM 制造商全稱:AKM 功能描述:20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4566VN | 制造商:AKM 制造商全稱:AKM 功能描述:20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4568AER | 功能描述:IC CODEC LOW POWER 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1,000 |
| AK4569 | 制造商:AKM 制造商全稱:AKM 功能描述:20-Bit Stereo CODEC with IPGA & HP-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。