- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385093 > AK4565 (Asahi Kasei Microsystems Co.,Ltd) LOW POWER 20BIT CODEC WITH BUILT IN ALC PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4565 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類(lèi)： | Codec |
| 英文描述： | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| 中文描述： | 低功耗20位編解碼器中的ALC的建造 |
| 文件頁(yè)數(shù)： | 11/33頁(yè) |
| 文件大?。?/td> | 249K |
| 代理商： | AK4565 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
ASAHI KASEI
[AK4565]
MS0132-E-01
2003/05
- 11 -
OPERATION OVERVIEW
n
System Clock Input
The clocks required to operate are MCLK (256fs/384fs), LRCK (fs) and BCLK (32fs
～
). The master clock (MCLK) should
be synchronized with LRCK. The phase between these clocks does not matter. The frequency of MCLK can be input as
256fs or 384fs. When the 384fs is input, the internal master clock is divided into 2/3 automatically.
*fs is sampling frequency.
All external clocks (MCLK, BCLK and LRCK) should always be present whenever the ADC or DAC is in operation. If
these clocks are not provided, the AK4565 may draw excess current and will not operate properly because it utilizes these
clocks for internal dynamic refresh of registers. If the external clocks are not present, the AK4565 should be placed in
power-down mode.
n
System Reset
The AK4565 is placed in the power-down mode by bringing PDN “L”. This reset should always be done after power-up.
After the system reset operation, the all internal registers are initial value.
Initialization cycle is 4128/fs=86ms@fs=48kHz. During initializing cycle, the ADC digital data outputs of both channels
are forced to a 2’s compliment “0”. Output data of ADC settles data equivalent for analog input signal after initializing
cycle. This cycle is not for DAC.
Writing to Addr = 01H must not be done during initialization cycle after exiting power-down mode by
PDN pin. If the writing to 01H is done, a normal initialization cycle may not be done.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4565VF | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| AK4566 | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4566VN | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4569 | 20-Bit Stereo CODEC with IPGA & HP-AMP |
| AK4569VN | 20-Bit Stereo CODEC with IPGA & HP-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4565VF | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| AK4566 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4566VN | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4568AER | 功能描述:IC CODEC LOW POWER 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購(gòu)買(mǎi)時(shí)間 標(biāo)準(zhǔn)包裝:1,000 |
| AK4569 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:20-Bit Stereo CODEC with IPGA & HP-AMP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。