參數(shù)資料
型號： ADV7188BSTZ
廠商： Analog Devices Inc
文件頁數(shù)： 90/112頁
文件大?。?/td> 0K
描述： IC DECODER VID MULTIFORM 80LQFP
標準包裝： 1
類型： 視頻解碼器
應用： 機頂盒，視頻播放器，錄音機
電壓 - 電源，模擬： 3.15 V ~ 3.45 V
電壓 - 電源，數(shù)字： 1.65 V ~ 2 V
安裝類型： 表面貼裝
封裝/外殼： 80-LQFP
供應商設備封裝： 80-LQFP（14x14）
包裝： 托盤
ADV7188
Rev. A | Page 79 of 112
PIXEL PORT CONFIGURATION
The ADV7188 has a very flexible pixel port that can be config-
ured in a variety of formats to accommodate downstream ICs.
Table 101 and Table 102 summarize the various functions that
the ADV7188 pins can have in different modes of operation.
The order of components, for example, the order of Cr and Cb,
on the output pixel bus can be changed. Refer to the SWPC,
the default positions for the Cr/Cb components.
PIXEL PORT–RELATED CONTROLS
OF_SEL [3:0], Output Format Selection, Address 0x03 [5:2]
The modes in which the ADV7188 pixel port can be configured
are controlled by OF_SEL [3:0]. See Table 102 for details.
The default LLC frequency output on the LLC1 pin is approxi-
mately 27 MHz. For modes that operate with a nominal data
rate of 13.5 MHz (0001, 0010), the clock frequency on the
LLC1 pin stays at the higher rate of 27 MHz. For information
on outputting the nominal 13.5 MHz clock on the LLC1
SWPC, Swap Pixel Cr/Cb, Address 0x27 [7]
0 (default)—No swapping is allowed.
1—The Cr and Cb values can be swapped.
LLC_PAD_SEL [2:0], LLC1 Output Selection,
Address 0x8F [6:4]
The following I2C write allows the user to select between LLC1
(nominally at 27 MHz) and LLC2 (nominally at 13.5 MHz).
The LLC2 signal is useful for LLC2-compatible wide bus
(16-/20-bit) output modes. See the OF_SEL [3:0], Output Format
Selection, Address 0x03 [5:2] section for additional information.
The LLC2 signal and data on the data bus are synchronized. By
default, the rising edge of LLC1/LLC2 is aligned with the Y data;
the falling edge occurs when the data bus holds C data. The polarity
of the clock, and therefore the Y/C assignments for the clock edges,
can be altered by using the polarity LLC pin.
000 (default)—The output is nominally 27 MHz LLC on the
LLC1 pin.
101—The output is nominally 13.5 MHz LLC on the LLC1 pin.
Table 101. P19 to P0 Output/Input Pin Mapping
Output of Data Port Pins P [19:0]
Processor, Format, and Mode
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Video Output, 8-Bit, 4:2:2
YCrCb [7:0]
Video Output, 10-Bit, 4:2:2
YCrCb [9:0]
Video Output, 16-Bit, 4:2:2
Y [7:0]
CrCb [7:0]
Video Output, 20-Bit, 4:2:2
Y [9:0]
CrCb [9:0]
Table 102. Standard Definition Pixel Port Modes
Pixel Port Pins P [19:0]
P [19:10]
P9 [9:0]
OF_SEL [3:0]
Format
P [19:12]
P [11:10]
P [9:2]
P [1:0]
0000
10-Bit at LLC1 4:2:2
YCrCb [9:2]
YCrCb [1:0]
Three-state
0001
20-Bit at LLC2 4:2:2
Y [9:2]
Y [1:0]
CrCb [9:2]
CrCb [1:0]
0010
16-Bit at LLC2 4:2:2
Y [7:0]
Three-state
CrCb [7:0]
Three-state
0011 (default)
8-Bit at LLC1 4:2:2
YCrCb [7:0]
Three-state
0110 to 1111
Reserved
Reserved—do not use
相關PDF資料
PDF描述
ADV7189BBSTZ IC VIDEO DECODER SDTV 80-LQFP
ADV7194KSTZ IC ENCODER VIDEO EXT-10 80-LQFP
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
ADV7321KSTZ IC VID ENC 6-12BIT DAC'S 64LQFP
相關代理商/技術參數(shù)
參數(shù)描述
ADV7189 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189B 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BBSTZ 功能描述:IC VIDEO DECODER SDTV 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7189BBSTZ268H 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BBSTZ268H2 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*