參數(shù)資料
型號(hào)： ADV7188BSTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 53/112頁(yè)
文件大小： 0K
描述： IC DECODER VID MULTIFORM 80LQFP
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： 視頻解碼器
應(yīng)用： 機(jī)頂盒，視頻播放器，錄音機(jī)
電壓 - 電源，模擬： 3.15 V ~ 3.45 V
電壓 - 電源，數(shù)字： 1.65 V ~ 2 V
安裝類(lèi)型： 表面貼裝
封裝/外殼： 80-LQFP
供應(yīng)商設(shè)備封裝： 80-LQFP（14x14）
包裝： 托盤(pán)
ADV7188
Rev. A | Page 45 of 112
RANGE, Range Selection, Address 0x04 [0]
AV codes (as per ITU-R BT.656, formerly known as CCIR 656)
consist of a fixed header made up of 0xFF and 0x00 values.
These two values are reserved and therefore are not to be used
for active video. Additionally, the ITU specifies that the nominal
range for video should be restricted to values between 16 and
235 for luma and between 16 and 240 for chroma.
The RANGE bit allows the user to limit the range of values
output by the ADV7188 to the recommended value range. This
ensures that the reserved values of 255d (0xFF) and 00d (0x00)
are not presented on the output pins unless they are part of an
AV code header.
Table 58. RANGE Function
RANGE
Description
0
16 ≤ Y ≤ 235
16 ≤ C ≤ 240
1 (default)
1 ≤ Y ≤ 254
1 ≤ C ≤ 254
AUTO_PDC_EN, Automatic Programmed Delay Control,
Address 0x27 [6]
Enabling AUTO_PDC_EN activates a function within the
ADV7188 that automatically programs LTA [1:0] and CTA [2:0]
to have the chroma and luma data match delays for all modes of
operation.
0—The ADV7188 uses the LTA [1:0] and CTA [2:0] values for
delaying luma and chroma samples. Refer to the LTA [1:0],
1 (default)—The ADV7188 automatically programs the LTA
and CTA values to have luma and chroma aligned at the output.
Manual registers LTA [1:0] and CTA [2:0] are not used.
LTA [1:0], Luma Timing Adjust, Address 0x27 [1:0]
These bits allow the user to specify a timing difference between
chroma and luma samples.
Note that there is a certain functionality overlap with the CTA [2:0]
bits. For manual programming, use the following defaults:
CVBS input LTA [1:0] = 00
Y/C input LTA [1:0] = 01
YPrPb input LTA [1:0] = 01
Table 59. LTA [1:0] Function
LTA [1:0]
Description
00 (default)
No delay
01
Luma 1 clock (37 ns) delayed
10
Luma 2 clock (74 ns) early
11
Luma 1 clock (37 ns) early
CTA [2:0], Chroma Timing Adjust, Address 0x27 [5:3]
These bits allow the user to specify a timing difference between
chroma and luma samples. This may be used to compensate for
external filter group delay differences in the luma vs. chroma path
and to allow a different number of pipeline delays while processing
the video downstream. Review this functionality together with
that of the LTA [1:0] bits.
The chroma can be delayed or advanced only in chroma pixel
steps. One chroma pixel step is equal to two luma pixels. The
programmable delay occurs after demodulation, when no delay
by luma pixel steps are allowed.
For manual programming, use the following defaults:
CVBS input CTA [2:0] = 011
Y/C input CTA [2:0] = 101
YPrPb input CTA [2:0] = 110
Table 60. CTA Function
CTA [2:0]
Description
000
Not used
001
Chroma plus two chroma pixels (early)
010
Chroma plus one chroma pixel (early)
011 (default)
No delay
100
Chroma minus one chroma pixel (delayed)
101
Chroma minus two chroma pixels (delayed)
110
Chroma minus three chroma pixels (delayed)
111
Not used
SYNCHRONIZATION OUTPUT SIGNALS
HS Configuration
The following controls allow the user to configure the behavior
of the HS output pin only:
HSB [10:0]: sets beginning of HS signal
HSE [10:0]: sets end of HS signal
PHS: sets polarity of HS
The HS begin (HSB) and HS end (HSE) bits allow the user to
position the HS output pin anywhere within the video line.
The values in HSB [10:0] and HSE [10:0] are measured in pixel
units from the falling edge of HS. Using both values, the user
can program both the position and length of the HS output signal.
HSB [10:0], HS Begin, Address 0x34 [6:4], Address 0x35 [7:0]
The position of this edge is controlled by placing a binary
number into HSB [10:0]. The number applied offsets the edge
with respect to an internal counter that is reset to 0 immediately
after EAV Code FF, 00, 00, XY (see Figure 26). HSB [10:0] is set
to 00000000010, which is two LLC1 clock cycles from Count [0].
The default value of HSB [10:0] is 0x002, indicating that the HS
pulse starts two pixels after the falling edge of HS.
相關(guān)PDF資料
PDF描述
ADV7189BBSTZ IC VIDEO DECODER SDTV 80-LQFP
ADV7194KSTZ IC ENCODER VIDEO EXT-10 80-LQFP
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
ADV7321KSTZ IC VID ENC 6-12BIT DAC'S 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7189 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189B 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BBSTZ 功能描述:IC VIDEO DECODER SDTV 80-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類(lèi)型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱(chēng):Q4645799
ADV7189BBSTZ268H 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BBSTZ268H2 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat SDTV Video Decoder
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*