- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1900 > ADUC7032BSTZ-88 (Analog Devices Inc)IC MCU 96K FLASH DUAL 48LQFP PDF資料下載
參數(shù)資料
| 型號： | ADUC7032BSTZ-88 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/120頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 96K FLASH DUAL 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 20.48MHz |
| 連通性： | LIN，SPI，UART/USART |
| 外圍設(shè)備： | POR，PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 9 |
| 程序存儲器容量： | 96KB（48K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1.5K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 3.5 V ~ 18 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 2x16b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 105°C |
| 封裝/外殼： | 48-LQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
ADuC7032-8L
Rev. A | Page 106 of 120
LIN Hardware Synchronization Control Register 0
Name:
LHSCON0
Address:
0xFFFF0784
Default Value:
0x0000
Access:
Read/write
Function:
This LHS control register is a 16-bit register that, in conjunction with the LHSCON1 register, is used to configure the LIN
mode of operation.
Table 92. LHSCON0 MMR Bit Designations
Bit
Description
15 to 12
Reserved. These bits are reserved for future use and should be written as 0 by user software.
11
Break Timer Compare Interrupt Disable.
Set to 1 to disable the break timer compare interrupt.
Cleared to 0 to enable the break timer compare interrupt.
10
Break Timer Error Interrupt Disable.
Set to 1 to disable the break timer error interrupt.
Cleared to 0 to enable the break timer error interrupt.
9
LIN Transceiver, Standalone Test Mode.
Cleared to 0 by user code to operate the LIN in normal mode, driven directly from the on-chip UART.
Set to 1 by user code to enable external GPIO_7 and GPIO_8 pins to drive the LIN transceiver TxD and RxD, respectively,
independent of the UART. The functions of GPIO_7 and GPIO_8 should first be configured by user code via
GPIO Function Select Bit 0 and GPIO Function Select Bit 4 in the GP2CON register.
8
Gate UART Bit.
Set to 1 by user code to disable the internal UART RxD (receive data) by gating it high until both the break field and
subsequent LIN sync byte have been detected. This ensures the UART does not receive any spurious serial data during break
or sync field periods that need to be flushed out of the UART before valid data fields can be received.
Set to 0 by user code to enable the internal UART RxD (receive data) after the break field and subsequent LIN sync byte have
been detected so that the UART can receive the subsequent LIN data fields.
7
Sync Timer Stop Edge Type Bit.
Cleared to 0 by user code to stop the sync timer on the falling edge count configured via the LHSCON1[7:4] register.
Set to 1 by user code to stop the sync timer on the rising edge count configured via the LHSCON1[7:4] register.
6 to 5
Reserved. These bits are reserved for future use and should be written as 0 by user software.
4
Enable Stop Interrupt.
Cleared to 0 by user code to disable interrupts when a stop condition occurs.
Set to 1 by user code to generate an interrupt when a stop condition occurs.
3
Enable Start Interrupt.
Cleared to 0 by user code to disable interrupts when a start condition occurs.
Set to 1 by user code to generate an interrupt when a start condition occurs.
2
LIN Sync Enable Bit.
Cleared to 0 by user code to disable LHS functionality.
Set to 1 by user code to enable LHS functionality.
1
Edge Counter Clear Bit.
Cleared to 0 by user code to enable the rising or falling edge counters to function normally.
Set to 1 by user code to clear the internal edge counters in the LHS peripheral. This bit does not reset to 0 automatically and
requires user code to write 0 to re-enable the edge counters.
0
LHS Reset Bit.
Cleared to 0 automatically after 15 μs delay.
Set to 1 by user code to reset all LHS logic to default conditions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC7032BSTZ-8V-RL | IC BATTERY SENSOR PREC 48-LQFP |
| ADUC7034BCPZ | IC MCU FLASH 32K ANLG IO 48LFCSP |
| ADUC7036CCPZ | IC MCU 96K FLASH DUAL 48LFCSP |
| ADUC7039BCP6Z-RL | IC MCU ARM7 BATT SENSER 32LFCSP |
| ADUC7061BCPZ32 | IC MCU 16/32BIT 32KB 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7032BSTZ-88-RL | 功能描述:IC MCU 96K FLASH DUAL 48LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC7032BSTZ-8L | 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Trays |
| ADUC7032BSTZ-8L-RL | 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Tape and Reel |
| ADUC7032BSTZ-8V | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| ADUC7032BSTZ-8V-RL | 功能描述:IC BATTERY SENSOR PREC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C，LIN，SPI，UART/USART，USI 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):16 程序存儲器容量:8KB（4K x 16） 程序存儲器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。