參數(shù)資料
型號(hào): ADUC7032BSTZ-88
廠商: Analog Devices Inc
文件頁(yè)數(shù): 65/120頁(yè)
文件大小: 0K
描述: IC MCU 96K FLASH DUAL 48LQFP
標(biāo)準(zhǔn)包裝: 1
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 20.48MHz
連通性: LIN,SPI,UART/USART
外圍設(shè)備: POR,PSM,溫度傳感器,WDT
輸入/輸出數(shù): 9
程序存儲(chǔ)器容量: 96KB(48K x 16)
程序存儲(chǔ)器類(lèi)型: 閃存
RAM 容量: 1.5K x 32
電壓 - 電源 (Vcc/Vdd): 3.5 V ~ 18 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 2x16b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 105°C
封裝/外殼: 48-LQFP
包裝: 托盤(pán)
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
ADuC7032-8L
Rev. A | Page 49 of 120
ADC Filter Register
Name:
ADCFLT
Address:
0xFFFF0518
Default Value:
0x0007
Access:
Read/write
Function:
The ADC filter MMR is a 16-bit register that controls the speed and resolution of the on-chip ADCs.
Note:
If ADCFLT is modified, the current, voltage, and temperature ADCs are reset. An additional time of 60 μs per enabled ADC is
required before the first ADC result is available.
Table 40. ADCFLT MMR Bit Designations
Bit
Description
15
Chop Enable.
Set by user to enable system chopping of all active ADCs. When this bit is set, the ADC has very low offset errors and drift, but
the ADC output rate is reduced by a factor of 3 if AF = 0 (see Sinc3 decimation factor bits, Bit 6 to Bit 0). If AF
≠ 0, then the ADC
output update rate is the same with chop on or off. When chop is enabled, the settling time is two output periods.
14
Running Average.
Set by user to enable a running average-by-2 function, reducing ADC noise. This function is automatically enabled when
chopping is active. It is an optional feature when chopping is inactive and, if enabled (when chopping is inactive), it does
not reduce ADC output rate but increases the settling time by one conversion period.
Cleared by user to disable the running average function.
13 to 8
Averaging Factor (AF). The value written to these bits is used to implement a programmable first-order Sinc3 post filter. The
averaging factor can further reduce ADC noise at the expense of output rate, as described in the Sinc3 decimation factor bits
(Bit 6 to Bit 0).
7
Sinc3 Modify.
Set by user to modify the standard Sinc3 frequency response to increase the filter stop-band rejection by 5 dB approximate.
This is achieved by inserting a second notch (NOTCH2) at
fNOTCH2 = 1.333 × fNOTCH where fNOTCH is the location of the first notch
in the response.
6 to 0
Sinc3 Decimation Factor (SF). The value (SF) written in these bits controls the oversampling (decimation factor) of the Sinc3
filter. The output rate from the Sinc3 filter is given by fADC = (512,000/([SF+1] × 64)) Hz when the chop bit (Bit 15) = 0 and AF = 0
(AF = averaging factor).1, 2
1 This is valid for all SF values ≤ 125. For SF = 126, fADC is forced to 60 Hz. For SF = 127, fADC is forced to 50 Hz.
2 For information on calculating the fADC for SF (other than 126 and 127) and AF values, see Table 41.
Note that due to limitations on the digital filter internal datapath,
there are some limitations on the combinations of SF (Sinc3
decimation factor) and AF (averaging factor) that can be used
to generate a required ADC output rate. This restriction limits
the minimum ADC update to 4 Hz in normal power mode or
to 1 Hz in low power mode. If all three ADCs are enabled, then
the minimum value of SF written by user code must be 1.
In low power mode and low power plus mode, the ADC is driven
directly by the low power oscillator, or 131 kHz, and not 512 kHz.
All fADC calculations should be divided by 4 (approximate).
For optimal ADC performance, SF should be increased before
AF is used.
相關(guān)PDF資料
PDF描述
ADUC7032BSTZ-8V-RL IC BATTERY SENSOR PREC 48-LQFP
ADUC7034BCPZ IC MCU FLASH 32K ANLG IO 48LFCSP
ADUC7036CCPZ IC MCU 96K FLASH DUAL 48LFCSP
ADUC7039BCP6Z-RL IC MCU ARM7 BATT SENSER 32LFCSP
ADUC7061BCPZ32 IC MCU 16/32BIT 32KB 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7032BSTZ-88-RL 功能描述:IC MCU 96K FLASH DUAL 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND
ADUC7032BSTZ-8L 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Trays
ADUC7032BSTZ-8L-RL 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Tape and Reel
ADUC7032BSTZ-8V 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
ADUC7032BSTZ-8V-RL 功能描述:IC BATTERY SENSOR PREC 48-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,LIN,SPI,UART/USART,USI 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:8KB(4K x 16) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:帶卷 (TR)