- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223311 > ADSP-BF548MBBCZ-5M (ANALOG DEVICES INC) 533 MHz Blackfin Embedded Processor: ADSP-BF548MBBCZ-5M Temp Range: –40°C to +85°C Package: 400-Ball CSP_BGA BC-400-1 PDF資料下載
參數(shù)資料
| 型號： | ADSP-BF548MBBCZ-5M |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 533 MHz Blackfin Embedded Processor: ADSP-BF548MBBCZ-5M Temp Range: –40°C to +85°C Package: 400-Ball CSP_BGA BC-400-1 |
| 中文描述： | 16-BIT, 50 MHz, OTHER DSP, PBGA400 |
| 封裝： | 17 X 17 MM, ROHS COMPLIANT, CSBGA-400 |
| 文件頁數(shù)： | 8/100頁 |
| 文件大?。?/td> | 3095K |
| 代理商： | ADSP-BF548MBBCZ-5M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
Rev. D
|
Page 15 of 100
|
May 2011
Interrupts are generated when a user-defined amount of syn-
chronous data has been sent or received by the processor or
when asynchronous packets or control messages have been sent
or received.
The MXVR peripheral can wake up the ADSP-BF549 Blackfin
processor from sleep mode when a wakeup preamble is received
over the network or based on any other MXVR interrupt event.
Additionally, detection of network activity by the MXVR can be
used to wake up the ADSP-BF549 Blackfin processor from the
hibernate state. These features allow the ADSP-BF549 processor
to operate in a low-power state when there is no network activ-
ity or when data is not currently being received or transmitted
by the MXVR.
The MXVR clock is provided through a dedicated external crys-
tal or crystal oscillator. The frequency of the external crystal or
crystal oscillator can be 256 Fs, 384 Fs, 512 Fs, or 1024 Fs for
Fs = 38 kHz, 44.1 kHz, or 48 kHz. If using a crystal to provide
the MXVR clock, use a parallel-resonant, fundamental mode,
microprocessor-grade crystal.
DYNAMIC POWER MANAGEMENT
The ADSP-BF54x Blackfin processors provide five operating
modes, each with a different performance/power profile. In
addition, dynamic power management provides the control
functions to dynamically alter the processor core supply voltage,
further reducing power dissipation. Control of clocking to each
of the ADSP-BF54x Blackfin processors’ peripherals also
reduces power consumption. See Table 4 for a summary of the
power settings for each mode.
Full-On Operating Mode—Maximum Performance
In the full-on mode, the PLL is enabled and is not bypassed,
providing the capability to run at the maximum operational fre-
quency. This is the power-up default execution state in which
maximum performance can be achieved. The processor core
and all enabled peripherals run at full speed.
Active Operating Mode—Moderate Power Savings
In the active mode, the PLL is enabled but bypassed. Because the
PLL is bypassed, the processor’s core clock (CCLK) and system
clock (SCLK) run at the input clock (CLKIN) frequency. DMA
access is available to appropriately configured L1 memories.
In the active mode, it is possible to disable the control input to
the PLL by setting the PLL_OFF bit in the PLL control register.
This register can be accessed with a user-callable routine in the
on-chip ROM called bfrom_SysControl(). For more informa-
tion, see the “Dynamic Power Management” chapter in the
ADSP-BF54x Blackfin Processor Hardware Reference. If dis-
abled, the PLL must be re-enabled before transitioning to the
full-on or sleep modes.
Figure 5. MXVR MOST Connection
600Z
MLF_M
MOST
NETWORK
AUDIO
CHANNELS
GNDMP
VDDMP
MOST FOT
TXVCC
TX_DATA
RX_DATA
STATUS
AUDIO DAC
27
R1
330
C1
0.047 F
0.1 F
0.01 F
C2
330pF
ADSP-BF549
MXI
MXO
MLF_P
PG11/
MTXON
PH5/MTX
PH6/MRX
PH7/
MRXON
PC1/MMCLK
MFS
PC5/MBCLK
PC3/TSCLK0
PC7/RSCLK0
PC4/RFS0
PC2/DT0PRI
SDATA
L/RCLK
BCLK
MCLK
33
1.25V
GND
VDDINT
1%
2% PPS
0
TXGND
5.0V
RXVCC
RXGND
600Z
10k
24.576MHz
XN4114
Table 4. Power Settings
Mode/S
ta
te
PLL
Bypassed
Co
re
Clock
(C
C
L
K
)
Sy
st
e
m
Clock
(SC
L
K
)
Co
re
Po
w
e
r
Full On
Enabled
No
Enabled
On
Active
Enabled/
Disabled
Yes
Enabled
On
Sleep
Enabled
-
Disabled
Enabled
On
Deep Sleep
Disabled
-
Disabled
On
Hibernate
Disabled
-
Disabled
Off
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-BF548BBCZ-5A | 533 MHz Blackfin Embedded Processor: ADSP-BF548BBCZ-5A Temp Range: –40°C to +85°C Package: 400-Ball CSP_BGA BC-400-1 |
| ADSP-TS101SAB1-000 | 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 625 ball BGA; No of Pins: 625; Temperature Range: Ind |
| ADSP-TS101SAB2-000 | 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 484 ball BGA; No of Pins: 484; Temperature Range: Ind |
| ADSP-TS203SABP-050 | 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind |
| ADSP-TS203SABPZ050 | 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF549BBCZ | 制造商:Analog Devices 功能描述: |
| ADSP-BF549BBCZ-ENG | 制造商:Analog Devices 功能描述:- Bulk |
| adsp-bf5615bbz600 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADSP-BF561KBCZ-600 | 制造商:Analog Devices 功能描述: |
| ADSP-BF561SBB500 | 功能描述:IC PROCESSOR 500MHZ 297PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。