- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11788 > ADN8102ACPZ (Analog Devices Inc)IC EQUALIZER 4CH XSTREAM 64LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADN8102ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC EQUALIZER 4CH XSTREAM 64LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | XStream™ |
| 應(yīng)用： | 以太網(wǎng)控制器 |
| 接口： | I²C |
| 電源電壓： | 1.8 V ~ 3.3 V |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADN8102
Rev. B | Page 29 of 36
PRINTED CIRCUIT BOARD (PCB) LAYOUT
GUIDELINES
The high speed differential inputs and outputs should be routed
with 100 Ω controlled impedance, differential transmission
lines. The transmission lines, either microstrip or stripline,
should be referenced to a solid low impedance reference plane.
An example of a PCB cross-section is shown in Figure 45. The
trace width (W), differential spacing (S), height above reference
plane (H), and dielectric constant of the PCB material determine
the characteristic impedance. Adjacent channels should be kept
apart by a distance greater than 3 W to minimize crosstalk.
PCB DIELECTRIC
SIGNAL (MICROSTRIP)
SOLDERMASK
PCB DIELECTRIC
REFERENCE PLANE
SIGNAL (STRIPLINE)
W
S
W
H
W
S
W
0
70
60
-1
49
Figure 45. Example of a PCB Cross-Section
Power Supply Connections and Ground Planes
Use of one low impedance ground plane is recommended.
The VEE pins should be soldered directly to the ground plane
to reduce series inductance. If the ground plane is an internal
plane and connections to the ground plane are made through
vias, multiple vias can be used in parallel to reduce the series
inductance. The exposed pad should be connected to the VEE
plane using plugged vias so that solder does not leak through
the vias during reflow.
Use of a 10 μF electrolytic capacitor between VCC and VEE is
recommended at the location where the 3.3 V supply enters the
printed circuit board (PCB). It is recommended that 0.1 μF and
1 nF ceramic chip capacitors be placed in parallel at each supply
pin for high frequency, power supply decoupling. When using
0.1 μF and 1 nF ceramic chip capacitors, they should be placed
between the IC power supply pins (VCC, VTTI, and VTTO)
and VEE, as close as possible to the supply pins.
By using adjacent power supply and GND planes, excellent high
frequency decoupling can be realized by using close spacing
between the planes. This capacitance is given by
CPLANE = 0.88εr × A/d (pF)
where:
εr is the dielectric constant of the PCB material.
A is the area of the overlap of power and GND planes (cm2).
d is the separation between planes (mm).
For FR4, εr = 4.4 and 0.25 mm spacing, C ≈ 15 pF/cm2.
Supply Sequencing
Ideally, all power supplies should be brought up to the appropri-
ate levels simultaneously (power supply requirements are set by
the supply limits in Table 1 and the absolute maximum ratings
listed in Table 3). In the event that the power supplies to the
ADN8102 are brought up separately, the supply power-up
sequence is as follows: DVCC is powered first, followed by VCC,
and lastly VTTI and VTTO. The power-down sequence is reversed,
with VTTI and VTTO being powered off first.
VTTI and VTTO contain ESD protection diodes to the VCC power
current condition in these devices (ISUSTAINED < 64 mA), the VTTI
and VTTO supplies should be powered on after VCC and should
be powered off before VCC.
If the system power supplies have a high impedance in the
powered off state, then supply sequencing is not required
provided the following limits are observed:
Peak current from VTTI or VTTO to VCC < 200 mA.
Sustained current from VTTI or VTTO to VCC < 64 mA.
Thermal Paddle Design
The LFCSP is designed with an exposed thermal paddle to
conduct heat away from the package and into the PCB. By
incorporating thermal vias into the PCB thermal paddle,
heat is dissipated more effectively into the inner metal layers
of the PCB. To ensure device performance at elevated
temperatures, it is important to have a sufficient number of
thermal vias incorporated into the design. An insufficient
number of thermal vias results in a θJA value larger than
specified in Table 1. Additional PCB footprint and assembly
guidelines are described in the AN-772 Application Note, A
Design and Manufacturing Guide for the Lead Frame Chip Scale
Package (LFCSP).
It is recommended that a via array of 4 × 4 or 5 × 5 with a
diameter of 0.3 mm to 0.33 mm be used to set a pitch between
1.0 mm and 1.2 mm. A representative of these arrays is shown in
THERMAL
VIA
THERMAL
PADDLE
07
06
0-
1
50
Figure 46. PCB Thermal Paddle and Via
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7669ARZ | IC I/O PORT 8BIT ANALOG 28SOIC |
| 0510210200 | CONN HOUSING 2POS 1.25MM |
| AD9883ABSTZ-140 | IC INTERFACE FLAT 140MHZ 80LQFP |
| AD9888KSZ-140 | IC FLAT PANEL INTERFACE 128-MQFP |
| AD7569JNZ | IC I/O PORT 8BIT ANALOG 24DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN8102ACPZ-R7 | 功能描述:IC EQUALIZER 4CH XSTREAM 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:XStream™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| ADN8102-EVALZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:3.75 Gbps Quad Bidirectional CX4 Equalizer |
| ADN8102XCPZ | 功能描述:Ethernet Controller Interface 制造商:analog devices inc. 系列:XStream?? 包裝:- 零件狀態(tài):上次購買時(shí)間 應(yīng)用:以太網(wǎng)控制器 接口:I2C 電壓 - 電源:1.8 ~ 3.3V 封裝/外殼:- 供應(yīng)商器件封裝:- 安裝類型:- 標(biāo)準(zhǔn)包裝:1 |
| ADN8810 | 制造商:Analog Devices 功能描述:- Bulk |
| ADN8810ACP | 制造商:Analog Devices 功能描述:Current Source 24-Pin LFCSP EP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。