I2C INTERFACE DATA TRANSFERS—DATA READ To read da" />
參數(shù)資料
型號(hào)： ADN8102ACPZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 19/36頁(yè)
文件大?。?/td> 0K
描述： IC EQUALIZER 4CH XSTREAM 64LFCSP
標(biāo)準(zhǔn)包裝： 1
系列： XStream™
應(yīng)用： 以太網(wǎng)控制器
接口： I²C
電源電壓： 1.8 V ~ 3.3 V
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 托盤
安裝類型： 表面貼裝
ADN8102
Rev. B | Page 26 of 36
I2C INTERFACE DATA TRANSFERS—DATA READ
To read data from the ADN8102 register set, a microcontroller,
or any other I2C master, needs to send the appropriate control
signals to the ADN8102 slave device. The steps that need to be
completed are listed as follows, where the signals are controlled
by the I2C master, unless otherwise specified. A diagram of the
procedure can be seen in Figure 43.
1.
Send a start condition (while holding the SCL line high,
pull the SDA line low).
2.
Send the ADN8102 part address (seven bits) whose
upper five bits are the static value 10010b and whose
lower two bits are controlled by the input pins ADDR[1:0].
This transfer should be MSB first.
3.
Send the write indicator bit (0).
4.
Wait for the ADN8102 to acknowledge the request.
5.
Send the register address (eight bits) from which data is
to be read. This transfer should be MSB first. The register
address is kept in memory in the ADN8102 until the
part is reset or the register address is written over with
the same procedure (Step 1 to Step 6).
6.
Wait for the ADN8102 to acknowledge the request.
7.
Send a repeated start condition (while holding the SCL
line high, pull the SDA line low).
8.
Send the ADN8102 part address (seven bits) whose
upper five bits are the static value 10010b and whose
lower two bits are controlled by the input pins ADDR[1:0].
This transfer should be MSB first.
9.
Send the read indicator bit (1).
10.
Wait for the ADN8102 to acknowledge the request.
11.
The ADN8102 then serially transfers the data (eight bits)
held in the register indicated by the address set in Step 5.
12.
Acknowledge the data.
13a.
Send a stop condition (while holding the SCL line high,
pull the SDA line high) and release control of the bus.
13b.
Send a repeated start condition (while holding the SCL
line high, pull the SDA line low) and continue with Step 2
of the write procedure (in the I2C Interface Data
Transfers—Data Write section) to perform a write.
13c.
Send a repeated start condition (while holding the SCL
line high, pull the SDA line low) and continue with Step 2 of
this procedure to perform a read from a another address.
13d.
Send a repeated start condition (while holding the SCL
line high, pull the SDA line low) and continue with Step 8 of
this procedure to perform a read from the same address.
Figure 43 shows the ADN8102 read process. The SCL signal is
shown along with a general read operation and a specific example.
In the example, Data 0x49 is read from Address 0x6D of an
ADN8102 part with a part address of 0x4B. The part address is
seven bits wide. The upper five bits of the ADN8102 are internally
set to 10010b. The lower two bits are controlled by the ADDR[1:0]
pins. In this example, the bits controlled by the ADDR[1:0] pins
are set to 11b. In Figure 43, the corresponding step number is
visible in the circle under the waveform. The SCL line is driven
by the I2C master and never by the ADN8102 slave. As for the SDA
line, the data in the shaded polygons is driven by the ADN8102,
whereas the data in the nonshaded polygons is driven by the I2C
master. The end phase case shown is that of Step 13a.
Note that the SDA line changes only when the SCL line is low,
except for the case of sending a start, stop, or repeated start
condition, as in Step 1, Step 7, and Step 13. In Figure 43, A is the
same as ACK in Figure 42. Equally, Sr represents a repeated
start where the SDA line is brought high before SCL is raised.
SDA is then dropped while SCL is still high.
3
2
1
SCL
SDA
GENERAL CASE
EXAMPLE
4
5
6
7
8
10
9
8
11
12
13a
07
06
0-
00
9
START
REGISTER ADDR
AA
ASr
A
STOP
DATA
FIXED PART
ADDR
FIXED PART
ADDR
[1:0]
ADDR
[1:0]
R/
W
R/
W
Figure 43. I2C Read Diagram
相關(guān)PDF資料
PDF描述
AD7669ARZ IC I/O PORT 8BIT ANALOG 28SOIC
0510210200 CONN HOUSING 2POS 1.25MM
AD9883ABSTZ-140 IC INTERFACE FLAT 140MHZ 80LQFP
AD9888KSZ-140 IC FLAT PANEL INTERFACE 128-MQFP
AD7569JNZ IC I/O PORT 8BIT ANALOG 24DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN8102ACPZ-R7 功能描述:IC EQUALIZER 4CH XSTREAM 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:XStream™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADN8102-EVALZ 制造商:AD 制造商全稱:Analog Devices 功能描述:3.75 Gbps Quad Bidirectional CX4 Equalizer
ADN8102XCPZ 功能描述:Ethernet Controller Interface 制造商:analog devices inc. 系列:XStream?? 包裝:- 零件狀態(tài):上次購(gòu)買時(shí)間 應(yīng)用:以太網(wǎng)控制器 接口:I2C 電壓 - 電源:1.8 ~ 3.3V 封裝/外殼:- 供應(yīng)商器件封裝:- 安裝類型:- 標(biāo)準(zhǔn)包裝:1
ADN8810 制造商:Analog Devices 功能描述:- Bulk
ADN8810ACP 制造商:Analog Devices 功能描述:Current Source 24-Pin LFCSP EP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*