參數(shù)資料
型號: ADN8102ACPZ
廠商: Analog Devices Inc
文件頁數(shù): 13/36頁
文件大?。?/td> 0K
描述: IC EQUALIZER 4CH XSTREAM 64LFCSP
標(biāo)準(zhǔn)包裝: 1
系列: XStream™
應(yīng)用: 以太網(wǎng)控制器
接口: I²C
電源電壓: 1.8 V ~ 3.3 V
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
安裝類型: 表面貼裝
ADN8102
Rev. B | Page 20 of 36
LOOPBACK
The ADN8102 provides loopback on both input ports (Port A:
cable interface input, and Port B: line card interface input). The
external loopback toggle pin, LB, controls the loopback of the Port
B input only (board side loopback). When loopback is asserted,
valid data continues to pass through the Port B link, but the
Port B input signals are also shunted to the Port A output to allow
testing and debugging without disrupting valid data. This
loopback, as well as loopback of the Port A input (cable side
loopback), can be programmed through the I2C interface. The
loopbacks are controlled through the I2C interface by writing to
Bit 0 and Bit 1 of the loopback control register (Register 0x02).
Bit 0 represents loopback of the Port A inputs to the Port B
outputs (cable side loopback). Bit 1 represents loopback of the
Port B inputs to the Port A outputs (board side loopback), with
high representing loopback for both bits. Bit 1 can be overridden
by the LB pin if the pin mode register is set to enable loopback
via external pin as shown in Table 5. Both input ports can be
looped back simultaneously (full loopback) by writing high to
both Bit 0 and Bit 1, but in this case, valid data is disrupted on
each channel. Figure 40 illustrates the three loopback modes.
CONTROL LOGIC
TRANSMIT
PRE-EMPHASIS
RECEIVE
EQUALIZATION
EQ
Ix_B[3:0]
LB
ADDR[1:0]
SCL
SDA
RESET
Ox_B[3:0]
LOS_A
Ix_A[3:0]
PE_A[1:0]
EQ_A[1:0]
EQ_B[1:0]
PE_B[1:0]
ENA
ENB
RECEIVE
EQUALIZATION
EQ
TRANSMIT
PRE-EMPHASIS
PE
Ox_A[3:0]
CONTROL LOGIC
TRANSMIT
PRE-EMPHASIS
RECEIVE
EQUALIZATION
EQ
Ix_B[3:0]
LB
ADDR[1:0]
SCL
SDA
RESET
Ox_B[3:0]
LOS_A
Ix_A[3:0]
PE_A[1:0]
EQ_A[1:0]
EQ_B[1:0]
PE_B[1:0]
ENA
ENB
RECEIVE
EQUALIZATION
EQ
TRANSMIT
PRE-EMPHASIS
PE
Ox_A[3:0]
CONTROL LOGIC
TRANSMIT
PRE-EMPHASIS
RECEIVE
EQUALIZATION
EQ
Ix_B[3:0]
LB
ADDR[1:0]
SCL
SDA
RESET
Ox_B[3:0]
LOS_A
Ix_A[3:0]
PE_A[1:0]
EQ_A[1:0]
EQ_B[1:0]
PE_B[1:0]
ENA
ENB
RECEIVE
EQUALIZATION
EQ
TRANSMIT
PRE-EMPHASIS
PE
Ox_A[3:0]
CABLE SIDE LOOPBACK
BOARD SIDE LOOPBACK
FULL LOOPBACK
0
7060-
005
Figure 40. Loopback Modes of Operation
Table 12. Loopback Control Functionality
Control Mode1
LB Pin
LB[1]
LB[0]
Description
Pin Control (00 or 01)
0
X2
Loopback disabled
1
X
Board side loopback enabled
Serial Control
X
0
Loopback disabled
(10 or 11)
X
0
1
Cable side loopback enabled
X
1
0
Board side loopback enabled
X
1
Full loopback enabled
1 Refer to Table 5 for additional information regarding control mode settings.
2 X = don’t care.
Table 13. Loopback Control Register
Name
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
Loopback control
0x02
LB[1]
LB[0]
0x00
相關(guān)PDF資料
PDF描述
AD7669ARZ IC I/O PORT 8BIT ANALOG 28SOIC
0510210200 CONN HOUSING 2POS 1.25MM
AD9883ABSTZ-140 IC INTERFACE FLAT 140MHZ 80LQFP
AD9888KSZ-140 IC FLAT PANEL INTERFACE 128-MQFP
AD7569JNZ IC I/O PORT 8BIT ANALOG 24DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN8102ACPZ-R7 功能描述:IC EQUALIZER 4CH XSTREAM 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:XStream™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADN8102-EVALZ 制造商:AD 制造商全稱:Analog Devices 功能描述:3.75 Gbps Quad Bidirectional CX4 Equalizer
ADN8102XCPZ 功能描述:Ethernet Controller Interface 制造商:analog devices inc. 系列:XStream?? 包裝:- 零件狀態(tài):上次購買時(shí)間 應(yīng)用:以太網(wǎng)控制器 接口:I2C 電壓 - 電源:1.8 ~ 3.3V 封裝/外殼:- 供應(yīng)商器件封裝:- 安裝類型:- 標(biāo)準(zhǔn)包裝:1
ADN8810 制造商:Analog Devices 功能描述:- Bulk
ADN8810ACP 制造商:Analog Devices 功能描述:Current Source 24-Pin LFCSP EP