參數(shù)資料
型號(hào): ADAU1461WBCPZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 57/88頁(yè)
文件大?。?/td> 0K
描述: IC SIGMADSP 24BIT 96KHZ PLL 32
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
類(lèi)型: 音頻處理器
應(yīng)用: 車(chē)載音頻
安裝類(lèi)型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 托盤(pán)
ADAU1461
Rev. 0 | Page 60 of 88
R14: ALC Control 3, 16,404 (0x4014)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
NGTYP[1:0]
NGEN
NGTHR[4:0]
Table 46. ALC Control 3 Register
Bits
Bit Name
Description
[7:6]
NGTYP[1:0]
Noise gate type. When the input signal falls below the threshold for 250 ms, the noise gate can hold a constant
PGA gain, mute the ADC output, fade the PGA gain to the minimum gain value, or fade then mute.
Setting
Noise Gate
00
Hold PGA constant (default)
01
Mute ADC output (digital mute)
10
Fade to PGA minimum value (analog fade)
11
Fade then mute (analog fade/digital mute)
5
NGEN
Noise gate enable.
0 = disabled (default).
1 = enabled.
[4:0]
NGTHR[4:0]
Noise gate threshold. When the input signal falls below the threshold for 250 ms, the noise gate is activated.
A 1 LSB increase corresponds to a 1.5 dB change. See Table 91 for a complete list of the threshold settings.
Setting
Threshold
00000
76.5 dB (default)
00001
75 dB
11110
31.5 dB
11111
30 dB
R15: Serial Port Control 0, 16,405 (0x4015)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
SPSRS
LRMOD
BPOL
LRPOL
CHPF[1:0]
MS
Table 47. Serial Port Control 0 Register
Bits
Bit Name
Description
6
SPSRS
Serial port sampling rate source.
0 = converter rate set in Register R17 (default).
1 = DSP rate set in Register R57.
5
LRMOD
LRCLK mode sets the LRCLK for either a 50% duty cycle or a pulse. The pulse mode should be at least 1 BCLK wide.
0 = 50% duty cycle (default).
1 = pulse mode.
4
BPOL
BCLK polarity sets the BCLK edge that triggers a change in audio data. This can be set for the falling or rising
edge of the BCLK.
0 = falling edge (default).
1 = rising edge.
3
LRPOL
LRCLK polarity sets the LRCLK edge that triggers the beginning of the left channel audio frame. This can be set
for the falling or rising edge of the LRCLK.
0 = falling edge (default).
1 = rising edge.
[2:1]
CHPF[1:0]
Channels per frame sets the number of channels per LRCLK frame.
Setting
Channels per LRCLK Frame
00
Stereo (default)
01
TDM 4
10
TDM 8
11
Reserved
0
MS
Serial data port bus mode. Both LRCLK and BCLK are master of the serial port when set in master mode and are
serial port slave in slave mode.
0 = slave mode (default).
1 = master mode.
相關(guān)PDF資料
PDF描述
VI-B6R-MY CONVERTER MOD DC/DC 7.5V 50W
LTC1417ACGN#TR IC ADC 14BIT 400KSPS SMPL 16SSOP
VI-B6M-MY CONVERTER MOD DC/DC 10V 50W
VI-B6H-MY CONVERTER MOD DC/DC 52V 50W
VI-B6F-MY CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1461WBCPZ-R7 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類(lèi)型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱(chēng):497-11050-6
ADAU1461WBCPZ-RL 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類(lèi)型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱(chēng):497-11050-6
ADAU1462WBCPZ150 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:管件 零件狀態(tài):在售 安裝類(lèi)型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤(pán),CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:1
ADAU1462WBCPZ150RL 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:帶卷(TR) 零件狀態(tài):在售 安裝類(lèi)型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤(pán),CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:2,000
ADAU1462WBCPZ300 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:管件 零件狀態(tài):在售 安裝類(lèi)型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤(pán),CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:1