參數(shù)資料
型號: ADAU1461WBCPZ
廠商: Analog Devices Inc
文件頁數(shù): 17/88頁
文件大?。?/td> 0K
描述: IC SIGMADSP 24BIT 96KHZ PLL 32
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
類型: 音頻處理器
應(yīng)用: 車載音頻
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 托盤
ADAU1461
Rev. 0 | Page 24 of 88
CLOCKING AND SAMPLING RATES
MCLK
INFREQ[1:0]
SERIAL
DATA INPUT/
OUTPUT PORT
ADCs
DACs
÷ X
× (R + N/M)
R1: PLL CONTROL REGISTER
CLKSRC
R0: CLOCK
CONTROL REGISTER
CORE
CLOCK
R17: CONVERTER
SAMPLING RATE
256 ×
fS, 512 × fS,
768 ×
fS, 1024 × fS
CONVSR[2:0]
fS/0.5, 1, 1.5, 2, 3, 4, 6
R57: DSP SAMPLING
RATE SETTING
DSPSR[3:0]
fS/0.5, 1, 1.5, 2, 3, 4, 6
R64: SERIAL PORT
SAMPLING RATE
SPSR[2:0]
fS/0.5, 1, 1.5, 2, 3, 4, 6
ADC_SDATA/GPIO1
DAC_SDATA/GPIO0
LRCLK/GPIO3
BCLK/GPIO2
08
91
4-
0
20
Figure 30. Clock Tree Diagram
CORE CLOCK
Clocks for the converters, the serial ports, and the DSP are
derived from the core clock. The core clock can be derived
directly from MCLK or it can be generated by the PLL. The
CLKSRC bit (Bit 3 in Register R0, Address 0x4000) determines
the clock source.
The INFREQ[1:0] bits should be set according to the expected
input clock rate selected by CLKSRC; this value also determines
the core clock rate and the base sampling frequency, fS.
For example, if the input to CLKSRC = 49.152 MHz (from
PLL), then
INFREQ[1:0] = 1024 × fS
fS = 49.152 MHz/1024 = 48 kHz
The PLL output clock rate is always 1024 × fS, and the clock
control register automatically sets the INFREQ[1:0] bits to
1024 × fS when using the PLL. When using a direct clock, the
INFREQ[1:0] frequency should be set according to the MCLK
pin clock rate and the desired base sampling frequency.
To utilize the maximum amount of DSP instructions, the core
clock should run at a rate of 1024 × fS.
Table 11. Clock Control Register (Register R0, Address 0x4000)
Bits
Bit Name
Settings
3
CLKSRC
0: Direct from MCLK pin (default)
1: PLL clock
[2:1]
INFREQ[1:0]
00: 256 × fS (default)
01: 512 × fS
10: 768 × fS
11: 1024 × fS
0
COREN
0: Core clock disabled (default)
1: Core clock enabled
相關(guān)PDF資料
PDF描述
VI-B6R-MY CONVERTER MOD DC/DC 7.5V 50W
LTC1417ACGN#TR IC ADC 14BIT 400KSPS SMPL 16SSOP
VI-B6M-MY CONVERTER MOD DC/DC 10V 50W
VI-B6H-MY CONVERTER MOD DC/DC 52V 50W
VI-B6F-MY CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1461WBCPZ-R7 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1461WBCPZ-RL 功能描述:IC SIGMADSP 24BIT 96KHZ PLL 32 RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1462WBCPZ150 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:管件 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:1
ADAU1462WBCPZ150RL 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:帶卷(TR) 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:2,000
ADAU1462WBCPZ300 功能描述:32BIT SIGMADSP AUDIO 16K/48K 制造商:analog devices inc. 系列:* 包裝:管件 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:72-LFCSP(10x10) 標(biāo)準(zhǔn)包裝:1