參數(shù)資料
型號: ADAU1373BCBZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 233/296頁
文件大?。?/td> 0K
描述: IC CODEC LP CLASS G HP 81WLCSP
標(biāo)準(zhǔn)包裝: 3,000
類型: 音頻編解碼器
數(shù)據(jù)接口: I²C,串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 1 / 2
三角積分調(diào)變:
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 96 / 96
動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 96 / 96
電壓 - 電源,模擬: 1.62 V ~ 1.98 V
電壓 - 電源,數(shù)字: 1.08 V ~ 1.98 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 81-UFBGA,WLCSP
供應(yīng)商設(shè)備封裝: 81-WLCSP(4.05x3.82)
包裝: 帶卷 (TR)
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁當(dāng)前第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁
ADAU1373
Rev. 0 | Page 41 of 296
Input Impedance
The input resistance for Analog Input 1 through Analog Input 4
(AINx, Ball A5 through Ball A8 and Ball B5 through Ball B8)
depends on the gain mode setting. The input resistance is lowest
(at approximately 5.6 kΩ) for a +18 dB gain in PGA mode, and
it is highest (at approximately 47 kΩ) for a 12 dB setting. In
boost mode, the input resistance is constant at 20 kΩ. The input
resistance must be considered when calculating the required input
coupling capacitor. It is recommended that the lowest value of
the impedance be used when determining the microphone input
coupling capacitor.
Common-Mode Input Voltage
The common-mode voltage at the input pins (AINx) is typically
at AVDD/2. The common-mode voltage at the inputs is turned
off when the inputs are muted. The common-mode voltage
rises slowly as the inputs are unmuted and charges the input
capacitors. To prevent the turn on pop, it is recommended that
the inputs be unmuted in the ADAU1373 and be muted at the
source. If this recommendation is not adhered to, there is a
possibility of a turn on pop as the common-mode voltage at the
inputs charges up.
MIXER BLOCK
The ADAU1373 provides the analog mixer block for mixing the
analog inputs. The mixer block is available prior to the ADC,
line output, headphone output, speaker output, and earpiece
output, which provides the system designer with many
configuration options.
ADC Mixer Input
The mixer prior to the ADC input allows selection of any or all of
the four analog inputs. When multiple inputs are selected, they are
mixed prior to the ADC. Register 0x12 and Register 0x13 can be
used to select the signals that are input to the ADC mixer.
Line Mixer Output
The mixer prior to the line output amplifier allows selection of any
or all of the four analog inputs, as well as the DAC outputs. When
multiple inputs are selected, they are mixed prior to the line
output amplifier. Register 0x14 through Register 0x17 can be
used to select the signals that are input to the line mixer.
Headphone Mixer Output
The mixer prior to the headphone output amplifier allows
selection of any or all of the four analog inputs, as well as the
DAC outputs. When multiple inputs are selected, they are mixed
prior to the headphone output amplifier. Register 0x1A and
Register 0x1B can be used to select the signals going to the
headphone mixer.
Speaker Mixer Output
The mixer prior to the headphone output amplifier allows selection
of any or all of the four analog inputs, as well as the DAC outputs.
Register 0x18 and Register 0x19 can be used to select the signals
going to the speaker mixer.
Earpiece Mixer Output
The mixer prior to the earpiece amplifier allows selection of
any or all of the four analog inputs, as well as the DAC output.
When multiple inputs are selected, they are mixed prior to the
earpiece output amplifier. Register 0x1C can be used to select
the signals going to the earpiece mixer.
ANALOG OUTPUTS
Line Output
The ADAU1373 provides two single-ended stereo line level outputs
on LOUT1L (Ball C7) and LOUT1R (Ball D7) or on LOUT2L
(Ball D8) and LOUT2R (Ball D9). The line level outputs can be
configured as single-ended or differential. The stereo differential
outputs are available on LOUTLP (Ball C7) and LOUTLN
(Ball D8) or on LOUTRP (Ball D7) and LOUTRN (Ball D9). The
line output control register (Register 0x24) can be used to set the
line output mode. The outputs have series resistance to protect
against output short circuit. The typical recommended load
impedance is approximately 47 kΩ. The line output amplifier uses
AVDD as its supply; therefore, the common-mode output level
on the line output pins is AVDD/2. Coupling capacitors must be
used before connecting the outputs to the desired load. The value
of the capacitors can be determined by the following:
Frequency f (3 dB) = 1/(2 × π × ROUT × COUT)
where ROUT = 0.3 Ω.
Set the desired 3 dB low frequency at the output. The line outputs
can receive input from any or all of the four inputs directly or
from the DAC (see Figure 87 and Figure 88 for block diagrams).
The line outputs have a ground noise rejection feature that can be
enabled using Register 0x24, Bit 2 (LNFBEN). When enabled, the
line output amplifier rejects the noise on LN1FBIN (Ball E7) and
LN2FBIN (Ball E8). To use this feature, E7 and E8 must be con-
nected directly to the ground node (typically, the sleeve contact
of the line output socket) using a capacitor. The ground noise
rejection feature is very useful in applications where the line
outputs are used to connect to an external audio system (such as
a home theater or docking station) that works on a different power
supply and can cause a ground loop when connected to the line
output using a single-ended (unbalanced) connection.
Line Output Full-Scale Level
The full-scale output for the line output depends on AVDD.
At AVDD = 1.8 V, the full-scale output level is 0.5 V rms single-
ended or 1 V rms differential. The full-scale input level scales
linearly with the level of AVDD.
Line Output Volume Control
The line output level can be controlled using Register 0x09
(Left Channel Line Output 1 volume control), Register 0x0A
(Right Channel Line Output 1 volume control), Register 0x0B
(Left Channel Line Output 2 volume control), and Register 0x0C
(Right Channel Line Output 2 volume). The volume control
range is from mute to 0 dB in 32 steps.
相關(guān)PDF資料
PDF描述
ADAU1381BCPZ IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1761BCPZ-RL IC SIGMADSP CODEC PLL 32LFCSP
ADAU1781BCPZ-RL7 IC SIGMADSP CODEC LN 32LFCSP
ADAU1961WBCPZ-R7 IC STEREO AUD CODEC LP 32LFCSP
ADAU1966WBSTZ IC DAC 24BIT SPI/I2C 192K 80LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1381 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise Stereo Codec with Enhanced Recording and Playback Processing
ADAU1381BCBZ-RL 功能描述:IC AUDIO CODEC STEREO LN 30WLCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAU1381BCBZ-RL7 功能描述:IC AUDIO CODEC STEREO LN 30WLCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAU1381BCPZ 功能描述:IC AUDIO CODEC STEREO LN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAU1381BCPZ-RL 功能描述:IC AUDIO CODEC STEREO LN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)