- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11659 > AD9948KCPZRL (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 40-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9948KCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/28頁 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| 標準包裝： | 2,500 |
| 類型： | CCD 信號處理器，10 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 40-LFCSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
–16–
AD9948
HORIZONTAL CLAMPING AND BLANKING
The AD9948’s horizontal clamping and blanking pulses are
fully programmable to suit a variety of applications. Individual
sequences are defined for each signal, which are then organized
into multiple regions during image readout. This allows the dark
pixel clamping and blanking patterns to be changed at each
stage of the readout to accommodate different image transfer
timing and high speed line shifts.
Individual CLPOB and PBLK Sequences
The AFE horizontal timing consists of CLPOB and PBLK, as
shown in Figure 8. These two signals are independently pro-
grammed using the parameters shown in Table XII. The start
polarity, first toggle position, and second toggle position are
fully programmable for each signal. The CLPOB and PBLK
signals are active low, and should be programmed accordingly.
Up to four individual sequences can be created for each signal.
Individual HBLK Sequences
The HBLK programmable timing shown in Figure 9 is similar
to CLPOB and PBLK. However, there is no start polarity con-
trol. Only the toggle positions are used to designate the start and
the stop positions of the blanking period. Additionally, there is a
polarity control, HBLKMASK, which designates the polarity of
the horizontal clock signals H1–H4 during the blanking period.
Setting HBLKMASK high will set H1 = H3 = low and H2 =
H4 = high during the blanking, as shown in Figure 10. Up to
four individual sequences are available for HBLK.
(3)
(2)
(1)
HD
CLPOB
PBLK
. . .
PROGRAMMABLE SETTINGS:
1. START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW)
2. FIRST TOGGLE POSITION
3. SECOND TOGGLE POSITION
. . .
ACTIVE
Figure 8. Clamp and Preblank Pulse Placement
(2)
(1)
HD
HBLK
. . .
PROGRAMMABLE SETTINGS:
1. FIRST TOGGLE POSITION = START OF BLANKING
2. SECOND TOGGLE POSITION = END OF BLANKING
. . .
BLANK
Figure 9. Horizontal Blanking (HBLK) Pulse Placement
Table XII. CLPOB and PBLK Individual Sequence Parameters
Parameter
Length
Range
Description
Polarity
1b
High/Low
Starting Polarity of Clamp and PBLK Pulses for Sequences 0–3.
Toggle Position 1
12b
0–4095 Pixel Location
First Toggle Position within the Line for Sequences 0–3.
Toggle Position 2
12b
0–4095 Pixel Location
Second Toggle Position within the Line for Sequences 0–3.
Table XIII. HBLK Individual Sequence Parameters
Parameter
Length
Range
Description
HBLKMASK
1b
High/Low
Masking Polarity for H1 for Sequences 0–3 (0 = H1 Low, 1 = H1 High).
Toggle Position 1
12b
0–4095 Pixel Location
First Toggle Position within the Line for Sequences 0–3.
Toggle Position 2
12b
0–4095 Pixel Location
Second Toggle Position within the Line for Sequences 0–3.
Toggle Position 3
12b
0–4095 Pixel Location
Third Toggle Position within the Line for Sequences 0–3.
Toggle Position 4
12b
0–4095 Pixel Location
Fourth Toggle Position within the Line for Sequences 0–3.
Toggle Position 5
12b
0–4095 Pixel Location
Fifth Toggle Position within the Line for Sequences 0–3.
Toggle Position 6
12b
0–4095 Pixel Location
Sixth Toggle Position within the Line for Sequences 0–3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD22057R-REEL | IC AMP DIFF SNGL-SUP 8SOIC T/R |
| VE-JN2-IZ-B1 | CONVERTER MOD DC/DC 15V 25W |
| D38999/26JE99PA | CONN PLUG 23POS STRAIGHT W/PINS |
| VE-JN2-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| AD9806KSTZRL | IC CCD SIGNAL PROC 10BIT 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9949 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949AKCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9949AKCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9949BCBZRL | 制造商:Analog Devices 功能描述: |
| AD9949KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 40-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12 BIT 36 MSPS, 3 V ANALOG FRONT END - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。