- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11659 > AD9948KCPZRL (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 40-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9948KCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | CCD 信號處理器，10 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 40-LFCSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
AD9948
–19–
POWER-UP PROCEDURE
VDD
(INPUT)
SERIAL
WRITES
VD
(OUTPUT)
1 H
ODD FIELD
EVEN FIELD
...
DIGITAL
OUTPUTS
CLOCKS ACTIVE WHEN OUT_CONTROL REGISTER IS
UPDATED AT VD/HD EDGE
H1/H3, RG
H2/H4
tPWR
CLI
(INPUT)
HD
(OUTPUT)
1V
...
Figure 14. Recommended Power-Up Sequence
Recommended Power-Up Sequence
When the AD9948 is powered up, the following sequence is
recommended (refer to Figure 14 for each step):
1. Turn on the power supplies for the AD9948.
2. Apply the master clock input, CLI, VD, and HD.
3. Although the AD9948 contains an on-chip power-on reset, a
software reset of the internal registers is recommended. Write
a 1 to the SW_RST register (Address x010), which will reset
all the internal registers to their default values. This bit is
self-clearing and will automatically be reset back to 0.
4. The Precision Timing core must be reset by writing a 0 to the
TGCORE_RSTB register (Address x012) followed by writing
a l to the TGCORE_RSTB register. This will start the internal
timing core operation.
5. Write a 1 to the PREVENTUPDATE register (Address x014).
This will prevent the updating of the serial register data.
6. Write to the desired registers to configure high speed timing
and horizontal timing.
7. Write a 1 to the OUT_CONTROL register (Address x011).
This will allow the outputs to become active after the next
VD/HD rising edge.
8. Write a 0 to the PREVENTUPDATE register (Address x014).
This will allow the serial information to be updated at next
VD/HD falling edge.
The next VD/HD falling edge allows register updates to occur,
including OUT_CONTROL, which enables all clock outputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD22057R-REEL | IC AMP DIFF SNGL-SUP 8SOIC T/R |
| VE-JN2-IZ-B1 | CONVERTER MOD DC/DC 15V 25W |
| D38999/26JE99PA | CONN PLUG 23POS STRAIGHT W/PINS |
| VE-JN2-IY-F4 | CONVERTER MOD DC/DC 15V 50W |
| AD9806KSTZRL | IC CCD SIGNAL PROC 10BIT 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9949 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949AKCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9949AKCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9949BCBZRL | 制造商:Analog Devices 功能描述: |
| AD9949KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 40-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12 BIT 36 MSPS, 3 V ANALOG FRONT END - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。