參數(shù)資料
型號(hào)： AD9898
廠商： Analog Devices, Inc.
英文描述： CCD Signal Processor with Precision Timing⑩ Generator
中文描述： CCD信號(hào)處理器精確定時(shí)⑩發(fā)生器
文件頁(yè)數(shù)： 34/52頁(yè)
文件大?。?/td> 557K
代理商： AD9898
REV. 0
–34–
AD9898
Special Vertical Sweep Mode Operation
The AD9898 contains a special mode of vertical timing operation
called sweep mode. This mode is used to generate a continu-
ous number of repetitive vertical pulses that span multiple HD
lines. One example of when this mode may be needed is the
start of the CCD readout operation. At the end of the image
exposure, but before the image is transferred by the sensor gate
pulses, the vertical interline CCD registers should be cleared of
all charge. The charge can be shifted out quickly with a long
series of pulses on the V1–V4 outputs. This operation will span
multiple HD line lengths.
Normally the sequences are contained within one HD line length,
but with the sweep mode enabled, the HD boundaries will be
ignored until the region is finished. The special vertical sweep
mode operation is only output in CCD Region0 and CCD
Region3. (See Figures 33 and 34.) The SVREP_MODE register
located at control Address 0x0A is used to enable and configure
the special sweep mode operation as described in Table XVIII.
The maximum number of repeats in each region is 2048
while operating in this mode using the SVREP0 and SVREP3
Mode_Reg(4) registers.
Table XVIII. Description of SVREP_MODE Register
SVREP_MODE
Description of Sweep Mode Operation
0
0
1
1
0
1
0
1
Normal Vertical Timing Operation in All CCD Regions
Special Vertical Sweep Mode Timing Output in CCD Region0 Only
Special Vertical Sweep Mode Timing Output in CCD Region3 Only
Special Vertical Sweep Mode Timing Output in CCD Region0 and CCD Region3
HD
V1–V4
Figure 31. NonOverlapping Example for Normal Vertical Timing Operation with SVREP_MODE = 0 and VTPREPx = 4
HD
V1–V4
NOT OUTPUT BECAUSE THE 8TH
REPETITION OVERLAPS WITH HD
Figure 32. Overlapping Example for Normal Vertical Timing Operation with SVREP_MODE = 0 and VTPREPx = 8
HD
V1–V4
CCD REGION0
SCP0
SCP1 = 3
0
1
2
0
Figure 33. Sweep Mode Timing Example with SVREP_MODE = 1 and SVREP0 = 28
HD
V1–V4
CCD REGION3
SCP3
SCP4 = 3
0
1
2
0
Figure 34. Sweep Mode Timing Example with SVREP_MODE = 2 and SVREP3 = 28
相關(guān)PDF資料
PDF描述
AD9898KCP-20 CCD Signal Processor with Precision Timing⑩ Generator
AD9898KCPRL-20 TVPS00RF-21-41S W/ PC CON
AD9901 Ultrahigh Speed Phase/Frequency Discriminator
AD9901KP Ultrahigh Speed Phase/Frequency Discriminator
AD9901KQ TVS Diode; Diode Type:Bidirectional TVS; Stand-Off Voltage, VRWM:30V; Breakdown Voltage, Vbr:33.3V; Package/Case:DO-214AB; Leaded Process Compatible:Yes; No. of Lines Protected Max:1; Peak Pulse Power PPK @ 10x1000uS:1500W RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9898KCP-20 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述:
AD9898KCPRL-20 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9899ARS-2 制造商:Analog Devices 功能描述:
AD9901 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator
AD9901KP 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC VHF PHCOMP AD9901 IC - Bulk 制造商:Analog Devices 功能描述:IC DISCRIMINATOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*