- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16426 > AD9880/PCBZ (Analog Devices Inc)KIT EVALUATION AD9880 PDF資料下載
參數(shù)資料
| 型號： | AD9880/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 41/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVALUATION AD9880 |
| 標準包裝： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 視頻，視頻處理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9880 |
| 主要屬性： | 模擬和 HDMI/DVI 雙路顯示器端口 |
| 次要屬性： | 自動偏移，色域轉換器，RGB 和 YCbCr 輸出格式 |
| 已供物品： | 板 |
| 相關產(chǎn)品： | AD9880KSTZ-150-ND - IC INTERFACE/HDMI 150MHZ 100LQFP AD9880KSTZ-100-ND - IC INTERFACE/HDMI 100MHZ 100LQFP |
| 其它名稱： | Q5281026 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9880
Rev. 0 | Page 46 of 64
Table 56. SOGOUT Three-State
Select
Result
0
Normal I2S output
1
I2S pins in high impedance mode.
0x26
3
Power-Down Polarity
This bit defines the polarity of the input power-down
pin. The power-up default setting is 1.
Table 57. Power-Down Input Polarity
Select
Result
0
Power-down pin is active low
1
Power-down pin is active high
0x26
2-1
Power-Down Pin Function
These bits define the different operational modes of
the power-down pin. These bits are functional only
when the power-down pin is active; when it is not
active, the part is powered up and functioning. The
power-up default setting is 00.
Table 58. Power Down Pin Function
PWRDN
Pin
Function
Result
00
The chip is powered down and all outputs except
SOGOUT are in high impedance mode.
01
The chip is powered down and all outputs are in
high impedance mode.
10
The chip remains powered up, but all outputs
except SOGOUT are in high impedance mode.
11
The chip remains powered up, but all outputs are
in high impedance mode.
0x26
0
Power-Down
This bit is used to put the chip in power-down mode.
In this mode the chips power dissipation is reduced to
a fraction of the typical power (see Table 1 for exact
power dissipation). When in power-down, the
HSOUT, VSOUT, DATACK, and all 30 of the data
outputs are put into a high impedance state. Note that
the SOGOUT output is not put into high impedance.
Circuit blocks that continue to be active during
power-down include the voltage references, sync
processing, sync detection, and the serial register.
These blocks facilitate a fast start-up from power-
down. The power-up default setting is 0.
Table 59. Power-Down Settings
Select
Result
0
Normal operation
1
Power-Down
0x27
7
Auto Power-Down Enable
This bit enables the chip to go into low power mode,
or seek mode if no sync inputs are detected. The
power-up default setting is 1.
Table 60. Auto Power-Down Select
Auto
Power Down
Result
0
Auto power down disabled
1
Chip powers down if no sync inputs present
0x27
6
HDCP A0 Address
This bit sets the LSB of the address of the HDCP I2C.
This should be set to 1 only for a second receiver in a
dual-link configuration. The power-up default is 0.
0x27
5
MCLK External Enable
This bit enables the MCLK to be supplied externally. If
an external MCLK is used, then it must be locked to
the video clock according to the CTS and N available
in the I2C. Any mismatch between the internal MCLK
and the input MCLK results in dropped or repeated
audio samples. The power-up default setting is 0.
Table 61. MCLK External Select
Select
Result
0
Use internally generated MCLK
1
Use external MCLK input
BT656 GENERATION
0x27
4
BT656 Enable
This bit enables the output to be BT656-compatible
with defined start of active video (SAV) and end of
active video (EAV) controls to be inserted. These
require specification of the number of active lines,
active pixels per line, and delays to place these
markers. The power-up default setting is 0.
Table 62. BT656 Mode
Select
Result
0
Disable BT656 video mode
1
Enable BT656 video mode
0x27
3
Force DE Generation
This bit allows the use of the internal DE generator in
DVI mode. The power-up default setting is 0.
Table 63. DE Generation
Select
Result
0
Internal DE generation disabled
1
Force DE generation via programmed registers
0x27
2-0
Interlace Offset
These bits define the offset in Hsyncs from Field 0 to
Field 1. The power-up default setting is 000.
0x28
7-2
Vsync Delay
These bits set the delay (in lines) from the leading
edge of Vsync to active video. The power-up default
setting is 24.
相關PDF資料 |
PDF描述 |
|---|---|
| S01-02-R | SOLDER SLEEVE IMMERS RESIS .650" |
| ILSB1206ER180K | INDUCTOR 18UH 10% 1206 |
| 242489-000 | CWT-3811 |
| VI-J10-EX | CONVERTER MOD DC/DC 5V 75W |
| GEC20DRYH-S734 | CONN EDGECARD 40POS DIP .100 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9880XSTZ-100 | 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100 |
| AD9882 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882/PCB | 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk |
| AD9882A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882A/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
發(fā)布緊急采購，3分鐘左右您將得到回復。