參數(shù)資料
型號(hào)： AD9880/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 19/64頁(yè)
文件大?。?/td> 0K
描述： KIT EVALUATION AD9880
標(biāo)準(zhǔn)包裝： 1
系列： Advantiv®
主要目的： 視頻，視頻處理
嵌入式： 否
已用 IC / 零件： AD9880
主要屬性： 模擬和 HDMI/DVI 雙路顯示器端口
次要屬性： 自動(dòng)偏移，色域轉(zhuǎn)換器，RGB 和 YCbCr 輸出格式
已供物品： 板
相關(guān)產(chǎn)品： AD9880KSTZ-150-ND - IC INTERFACE/HDMI 150MHZ 100LQFP
AD9880KSTZ-100-ND - IC INTERFACE/HDMI 100MHZ 100LQFP
其它名稱： Q5281026
AD9880
Rev. 0 | Page 26 of 64
Hex
Address
Read/Write
or Read Only
Bits
Default
Value
Register Name
Description
[6]
*1******
PLL Sync Filter Enable
Enables the PLL to use the filtered Hsync rather than the raw
Hsync. This clips any bad Hsyncs, but does not regenerate
missing pulses.
[5]
**0*****
Vsync Filter Enable
Enables the Vsync filter. The Vsync filter gives a predictable
Hsync/Vsync timing relationship but clips one Hsync period off
the leading edge of Vsync.
[4]
***0****
Vsync Duration
Enable
Enables the Vsync duration block. This block can be used if
necessary to restore the duration of a filtered Vsync.
[3]
**** 1***
Auto Offset Clamp
Mode
0 = auto offset measures code during clamp.
1 = auto offset measures code (10 or 16) clock cycles after end of
clamp for 6 clock cycles.
[2]
**** *1**
Auto Offset Clamp
Length
Sets delay after end of clamp for auto offset clamp mode = 1.
0 = Delay is 10 clock cycles.
1 = Delay is 16 clock cycles.
0x22
Read/Write
[7:0]
4
Vsync Duration
Vsync Duration.
0x23
Read/Write
[7:0]
32
Hsync Duration
Hsync Duration. Sets the duration of the output Hsync in pixel
clocks.
0x24
Read/Write
[7]
1*******
Hsync Output
Polarity
Output Hsync Polarity (both DVI and Analog). 0 = active low out.
1 = active high out.
[6]
*1******
Vsync Output Polarity
Output Vsync polarity (both DVI and analog).
0 = active low out.
1 = active high out.
[5]
**1*****
DE Output Polarity
Output DE polarity (both DVI and analog) .
0 = active low out.
1 = active high out.
[4]
***1****
Field Output Polarity
Output field polarity (both DVI and analog).
0 = active low out.
1 = active high out.
[3]
****1***
SOG Output Polarity
Output SOG polarity (analog only).
0 = active low out.
1 = active high out.
[2:1]
*****11*
SOG Output Select
Selects signal present on SOG output.
00 = SOG (SOG0 or SOG1).
01 = Raw Hsync (HSYNC0 or HSYNC1).
10 = Regenerated sync.
11 = Hsync to PLL.
[0]
*******0
Output CLK Invert
0 = Don’t invert clock out.
1 = Invert clock out.
0x25
Read/Write
[7:6]
01******
Output CLK Select
Select which clock to use on output pin. 1× CLK is divided down
from TMDS clock input when pixel repetition is in use.
00 = × CLK.
01 = 1× CLK.
10 = 2× CLK.
11 = 90° phase 1X CLK.
[5:4]
**11****
Output Drive
Strength
Set the drive strength of the outputs.
00 = lowest, 11 = highest.
[3:2]
****00**
Output Mode
Selects which pins the data comes out on.
00 = 4:4:4 mode (normal).
01 = 4:2:2 + DDR 4:2:2 on blue.
10 = DDR 4:4:4 + DDR 4:2:2 on blue.
相關(guān)PDF資料
PDF描述
S01-02-R SOLDER SLEEVE IMMERS RESIS .650"
ILSB1206ER180K INDUCTOR 18UH 10% 1206
242489-000 CWT-3811
VI-J10-EX CONVERTER MOD DC/DC 5V 75W
GEC20DRYH-S734 CONN EDGECARD 40POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9880XSTZ-100 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100
AD9882 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882/PCB 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk
AD9882A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882A/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*