- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16426 > AD9880/PCBZ (Analog Devices Inc)KIT EVALUATION AD9880 PDF資料下載
參數(shù)資料
| 型號： | AD9880/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 39/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVALUATION AD9880 |
| 標準包裝： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 視頻，視頻處理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9880 |
| 主要屬性： | 模擬和 HDMI/DVI 雙路顯示器端口 |
| 次要屬性： | 自動偏移，色域轉(zhuǎn)換器，RGB 和 YCbCr 輸出格式 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9880KSTZ-150-ND - IC INTERFACE/HDMI 150MHZ 100LQFP AD9880KSTZ-100-ND - IC INTERFACE/HDMI 100MHZ 100LQFP |
| 其它名稱： | Q5281026 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9880
Rev. 0 | Page 44 of 64
0x23
7-0
Hsync Duration
An 8 bit register that sets the duration of the Hsync
output pulse. The leading edge of the Hsync output is
triggered by the internally generated, phase-adjusted
PLL feedback clock. The AD9880 then counts a
number of pixel clocks equal to the value in this
register. This triggers the trailing edge of the Hsync
output, which is also phase-adjusted. The power-up
default is 32.
0x24
7
Hsync Output Polarity
This bit sets the polarity of the Hsync output. Setting
this bit to 0 sets the Hsync output to active low. Setting
this bit to 1 sets the Hsync output to active high.
Power-up default setting is 1.
Table 41. Hsync Output Polarity Settings
Hsync Output Polarity Bit
Result
0
Hsync output polarity negative
1
Hsync output polarity positive
0x24
6
Vsync Output Polarity
This bit sets the polarity of the Vsync output (both
DVI and analog). Setting this bit to 0 sets the Vsync
output to active low. Setting this bit to 1 sets the Vsync
output to active high. Power-up default is 1.
Table 42. Vsync Output Polarity Settings
Vsync Output Polarity Bit
Result
0
Vsync output polarity is negative
1
Vsync output polarity is positive
0x24
5
Display Enable Output Polarity
This bit sets the polarity of the display enable (DE) for
both DVI and analog.
Table 43. DE Output Polarity Settings
DE Output Polarity Bit
Result
0
DE output polarity is negative
1
DE output polarity is positive
The power-up default is 1.
0x24
4
Field Output Polarity
This bit sets the polarity of the field output signal on
Pin 21. The power-up default setting is 1.
Table 44. Field Output Polarity
Select
Result
0
Active low = even field; active high = odd field
1
Active low = odd field; active high = even field
Output field polarity (both DVI and analog)
0 = active low out
1 = active high out
The power-up default is 1.
0x24
3
SOG Output Polarity
This bit sets the polarity of the SOGOUT signal
(analog only).
Table 45. SOGOUT Polarity Settings
SOGOUT
Result
0
Active low
1
Active high
The power-up default setting is 1.
0x24
2-1
SOG Output Select
These register bits control the output on the SOGOUT
pin. Options are the raw SOG from the slicer (this is
the unprocessed SOG signal produced from the sync
slicer), the raw Hsync, the regenerated sync from the
sync filter, which can generate missing syncs because
of coasting or drop-out, or the filtered sync that
excludes extraneous syncs not occurring within the
sync filter window.
Table 46. SOGOUT Polarity Settings
SOGOUT Select
Function
00
Raw SOG from sync slicer (SOG0 or SOG1)
01
Raw Hsync (Hsync0 or Hsync1)
10
Regenerated sync from sync filter
11
Hsync to PLL
The power-up default setting is 11.
0x24 0
Output Clock Invert
This bit allows inversion of the output clock as
specified by Register 0x25, Bits 7 to 6. The power-up
default setting is 0.
Table 47. Output Clock Invert
Select
Result
0
Noninverted clock
1
Inverted clock
0x25
7-6
Output Clock Select
These bits select the clock output on the DATACLK
pin. They include 1/2× clock, a 2× clock, a 90° phase
shifted clock or the normal pixel clock. The power-up
default setting is 01.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S01-02-R | SOLDER SLEEVE IMMERS RESIS .650" |
| ILSB1206ER180K | INDUCTOR 18UH 10% 1206 |
| 242489-000 | CWT-3811 |
| VI-J10-EX | CONVERTER MOD DC/DC 5V 75W |
| GEC20DRYH-S734 | CONN EDGECARD 40POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9880XSTZ-100 | 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100 |
| AD9882 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882/PCB | 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk |
| AD9882A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882A/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。