參數(shù)資料
型號(hào)： AD9880/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 32/64頁
文件大?。?/td> 0K
描述： KIT EVALUATION AD9880
標(biāo)準(zhǔn)包裝： 1
系列： Advantiv®
主要目的： 視頻，視頻處理
嵌入式： 否
已用 IC / 零件： AD9880
主要屬性： 模擬和 HDMI/DVI 雙路顯示器端口
次要屬性： 自動(dòng)偏移，色域轉(zhuǎn)換器，RGB 和 YCbCr 輸出格式
已供物品： 板
相關(guān)產(chǎn)品： AD9880KSTZ-150-ND - IC INTERFACE/HDMI 150MHZ 100LQFP
AD9880KSTZ-100-ND - IC INTERFACE/HDMI 100MHZ 100LQFP
其它名稱： Q5281026
AD9880
Rev. 0 | Page 38 of 64
0x04 7-3
Phase Adjust
These bits provide a phase adjustment for the DLL to
generate the ADC clock. A 5-bit value that adjusts the
sampling phase in 32 steps across one pixel time. Each
step represents an 11.25° shift in sampling phase. The
power up default is 16.
INPUT GAIN
0x05
7-0
Red Channel Gain
These bits control the programmable gain amplifier
(PGA) of the red channel. The AD9880 can accom-
modate input signals with a full-scale range of
between 0.5 V and 1.0 V p-p. Setting the red gain to
255 corresponds to an input range of 1.0 V. A red gain
of 0 establishes an input range of 0.5 V. Note that
increasing red gain results in the picture having less
contrast (the input signal uses fewer of the available
converter codes). The power-up default is 0x80.
0x06
7-0
Green Channel Gain
These bits control the PGA of the green channel. The
AD9880 can accommodate input signals with a full-
scale range of between 0.5 V and 1.0 V p-p. Setting the
green gain to 255 corresponds to an input range of 1.0
V. A green gain of 0 establishes an input range of 0.5 V.
Note that increasing green gain results in the picture
having less contrast (the input signal uses fewer of the
available converter codes). The power-up default is
0x80.
0x07
7-0
Blue Channel Gain
These bits control the PGA of the blue channel. The
AD9880 can accommodate input signals with a full-
scale range of between 0.5 V and 1.0 V p-p. Setting the
blue gain to 255 corresponds to an input range of
1.0 V. A blue gain of 0 establishes an input range of
0.5 V. Note that increasing blue gain results in the
picture having less contrast (the input signal uses
fewer of the available converter codes). The power-up
default is 0x80.
INPUT OFFSET
0x08
7-0
Red Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = 1, and 0x80 =
128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset,
regardless of the clamp feedback setting.
The power-up default is 0.
0x09
7-0
Red Channel Offset
These eights bits are the red channel offset control.
The offset control shifts the analog input, resulting in
a change in brightness. Note that the function of the
offset register depends on whether clamp feedback is
enabled (Register 0x1C, Bit 7 = 1).
If clamp feedback is disabled, the offset register bits
control the absolute offset added to the channel. The
offset control provides a +127/128 LSBs of adjust-
ment range, with one LSB of offset corresponding to
1 LSB of output code. If clamp feedback is enabled
these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up
default is 0x80.
0x0A
7-0
Green Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = 1, and 0x80 =
128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regard-
less of the clamp feedback setting. The power-up
default is 0.
0x0B
7-0
Green Channel Offset
These eight bits are the green channel offset control.
The offset control shifts the analog input, resulting in
a change in brightness. Note that the function of the
offset register depends on whether clamp feedback is
enabled (Register 0x1C, Bit 7 = 1).
If clamp feedback is disabled, the offset register bits
control the absolute offset added to the channel. The
offset control provides a +127/128 LSBs of adjust-
ment range, with one LSB of offset corresponding to
1 LSB of output code. If clamp feedback is enabled
these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up
default is 0x80.
0x0C
7-0
Blue Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust
determines the clamp code. The 8-bit offset adjust is a
twos complement number consisting of 1 sign bit plus
7 bits (0x7F = +127, 0x00 = 0, 0xFF = 1, and 0x80 =
128). For example, if the register is programmed to
130d, then the output code is equal to 130d at the end
of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regard-
less of the clamp feedback setting. The power-up
default is 0.
相關(guān)PDF資料
PDF描述
S01-02-R SOLDER SLEEVE IMMERS RESIS .650"
ILSB1206ER180K INDUCTOR 18UH 10% 1206
242489-000 CWT-3811
VI-J10-EX CONVERTER MOD DC/DC 5V 75W
GEC20DRYH-S734 CONN EDGECARD 40POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9880XSTZ-100 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100
AD9882 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882/PCB 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk
AD9882A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882A/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*