參數(shù)資料
型號(hào)： AD9880/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 2/64頁(yè)
文件大小： 0K
描述： KIT EVALUATION AD9880
標(biāo)準(zhǔn)包裝： 1
系列： Advantiv®
主要目的： 視頻，視頻處理
嵌入式： 否
已用 IC / 零件： AD9880
主要屬性： 模擬和 HDMI/DVI 雙路顯示器端口
次要屬性： 自動(dòng)偏移，色域轉(zhuǎn)換器，RGB 和 YCbCr 輸出格式
已供物品： 板
相關(guān)產(chǎn)品： AD9880KSTZ-150-ND - IC INTERFACE/HDMI 150MHZ 100LQFP
AD9880KSTZ-100-ND - IC INTERFACE/HDMI 100MHZ 100LQFP
其它名稱： Q5281026
AD9880
Rev. 0 | Page 10 of 64
Pin
Description
PWRDN
Power-Down Control/Three-State Control.
The function of this pin is programmable via Register 0x26 [2:1].
FILT
External Filter Connection.
For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter shown in Figure 6 to
this pin. For optimal performance, minimize noise and parasitics on this node. For more information see the section on
PCB Layout Recommendations.
OUTPUTS
HSOUT
Horizontal Sync Output.
A reconstructed and phase-aligned version of the Hsync input. Both the polarity and duration of this output can be
programmed via serial bus registers. By maintaining alignment with DATACK and Data, data timing with respect to
horizontal sync can always be determined.
VSOUT
Vertical Sync Output.
The separated Vsync from a composite signal or a direct pass through of the Vsync signal. The polarity of this output
can be controlled via serial bus bit (Register 0x24 [6]).
SOGOUT
Sync-On-Green Slicer Output.
This pin outputs one of four possible signals (controlled by Register 0x1D [1:0]): raw SOG, raw Hsync, regenerated
Hsync from the filter, or the filtered Hsync. See the Sync processing block diagram (see Figure 8) to view how this pin is
connected. (Note: besides slicing off SOG, the output from this pin is not processed on the AD9880. Vsync separation is
performed via the sync separator.
O/E FIELD
Odd/Even Field Bit for Interlaced Video. This output will identify whether the current field (in an interlaced signal) is odd
or even. The polarity of this signal is programmable via Register 0x24[4].
SERIAL PORT
SDA
Serial Port Data I/O for programming AD9880 registers – I2C address is 0x98.
SCL
Serial Port Data Clock for programming AD9880 registers.
DDCSDA
Serial Port Data I/O for HDCP communications to transmitter – I2C address is 0x74 or 0x76.
DDCSCL
Serial Port Data Clock for HDCP communications to transmitter.
MDA
Serial Port Data I/O to EEPROM with HDCP keys – I2C address is 0xA0
MCL
Serial Port Data Clock to EEPROM with HDCP keys.
DATA OUTPUTS
Red [7:0]
Data Output, Red Channel.
Green [7:0]
Data Output, Green Channel.
Blue [7:0]
Data Output, Blue Channel. The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is
fixed, but will be different if the color space converter is used. When the sampling time is changed by adjusting the
phase register, the output timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing
relationship among the signals is maintained.
DATA CLOCK
OUTPUT
DATACK
Data Clock Output.
This is the main clock output signal used to strobe the output data and HSOUT into external logic. Four possible output
clocks can be selected with Register 0x25 [7:6]. These are related to the pixel clock (1/2× pixel clock, 1× pixel clock, 2×
frequency pixel clock and a 90° phase shifted pixel clock) and they are produced either by the internal PLL clock
generator or EXTCLK and are synchronous with the pixel sampling clock. The polarity of DATACK can also be inverted
via Register 0x24 [0]. The sampling time of the internal pixel clock can be changed by adjusting the phase register.
When this is changed, the pixel-related DATACK timing is shifted as well. The DATA, DATACK, and HSOUT outputs are all
moved, so the timing relationship among the signals is maintained.
相關(guān)PDF資料
PDF描述
S01-02-R SOLDER SLEEVE IMMERS RESIS .650"
ILSB1206ER180K INDUCTOR 18UH 10% 1206
242489-000 CWT-3811
VI-J10-EX CONVERTER MOD DC/DC 5V 75W
GEC20DRYH-S734 CONN EDGECARD 40POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9880XSTZ-100 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100
AD9882 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882/PCB 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk
AD9882A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882A/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*