- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375248 > AD9772 (Analog Devices, Inc.) 14-Bit,150 MSPS T×DAC+TM with 2× Interpolation Filter(單電源,過采樣,14位D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9772 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit,150 MSPS T×DAC+TM with 2× Interpolation Filter(單電源,過采樣,14位D/A轉(zhuǎn)換器) |
| 中文描述： | 14位，150 MSPS的DAC的商標(biāo)厚× 2 ×插值濾波器（單電源，過采樣，14位的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 22/30頁 |
| 文件大小： | 341K |
| 代理商： | AD9772 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
REV. 0
AD9772
–22–
FREQUENCY – MHz
0
0
P
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
5
10
15
20
25
Figure 49. Spectral Plot of AD9772 Reconstructing Four
GSM Modulated Carriers @ f
DATA
= 52 MSPS, PLLVDD = 0
Although the above IS-136 and GSM spectral plots are repre-
sentative of the AD9772’s performance for a particular set of
test conditions, the following recommendations are offered to
maximize the performance and system integration of the AD9772
into multicarrier applications:
1. To achieve the highest possible CNR, the PLL Clock Multi-
plier should be disabled (i.e., PLLVDD to PLLCOM) and
the AD9772’s clock input driven with a low jitter/phase noise
clock source at twice the input data rate. In this case, the
divide-by-two clock appearing at PLLLOCK should serve as
the master clock for the digital upconverter IC(s) such as the
AD6622. PLLLOCK should be limited to a fanout of one.
2. The AD9772 achieves its optimum noise and distortion
performance when configured for baseband operation along
with a differential output and a full-scale current, I
OUTFS
, set
to approximately 20 mA.
3. Although the 2
×
interpolation filters frequency roll-off pro-
vides a maximum reconstruction bandwidth of 0.422
×
f
DATA,
the optimum adjacent image rejection (due to the interpola-
tion process) is achieved (i.e., > 73 dBc) if the maximum
channel assignment is kept below 0.400
×
f
DATA.
4. To simplify the subsequent IF stages filter requirements (i.e.,
mixer image and LO rejection), it is often advantageous to
offset the frequency band from dc to relax the transition
band requirements of the IF filter.
5. Oversampling the frequency band often results in improved
SFDR and CNR performance. This implies that the data
input rate to the AD9772 is greater than f
PASSBAND
/0.4 where
f
PASSBAND
is the maximum bandwidth in which the AD9772
will be required to reconstruct and place carriers. The im-
proved noise performance results in a reduction in the
TxDAC’s noise spectral density due to the added process
gain realized with oversampling. Also, higher oversampling
ratios provide greater flexibility in the frequency planning.
BASEBAND SINGLE-CARRIER
The AD9772 is also well suited for wideband single-carrier
applications such as WCDMA and multilevel QAM whose
modulation scheme requires wide dynamic range from the re-
construction DAC to achieve the out-of-band spectral mask as
well as the in-band CNR performance. Many of these applica-
tions strategically place the carrier frequency at one quarter of
the DAC’s input data rate (i.e., f
DATA
/4) to simplify the digital
modulator design. Since this constitutes the first fixed IF fre-
quency, the frequency tuning is accomplished at a later IF stage.
To enhance the modulation accuracy as well as reduce the shape
factor of the second IF SAW filter, many applications will often
specify the passband of the IF SAW filter be greater than the
channel bandwidth. The trade-off is that the TxDAC must now
meet the particular application’s spectral mask requirements
within the extended passband of the 2nd IF, which may include
two or more adjacent channels.
Figure 50 shows a spectral plot of the AD9772 reconstructing a
test vector similar to those encountered in WCDMA applica-
tions with the following exception. WCDMA applications pre-
scribe a root raised cosine filter with an alpha = 0.22, which
limits the theoretical ACPR of the TxDAC to about 70 dB. This
particular test vector represents white noise that has been band-
limited by a “brickwall” bandpass filter with the same passband
such that its maximum ACPR performance is theoretically
83 dB and its peak-to-rms ratio is 12.4 dB. As Figure 50 re-
veals, the AD9772 is capable of approximately 78dB ACPR
performance when one accounts for the additive noise/distortion
contributed by the FSEA30 spectrum analyzer.
FREQUENCY – MHz
0
8.1922
P
–20
–40
–60
–80
–100
–120
10.2402 12.2882 14.3362 16.3842 18.4322 20.4802 22.5282 24.5762
ACPR LOW =
78.3dB
CH PWR =
–12.25dBm
ACPR UP =
77.7dB
Figure 50. AD9772 Achieves 78 dB ACPR Performance
Reconstructing a “WCDMA-Like” Test Vector with
f
DATA
= 65.536 MSPS and PLLVDD = 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9773 | 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter |
| AD9773AST | 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter |
| AD9773EB | 12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter |
| AD9774AS | 14-Bit, 32 MSPS TxDAC⑩ with 4x Interpolation Filters |
| AD9774EB | 14-Bit, 32 MSPS TxDAC⑩ with 4x Interpolation Filters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9772A | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter |
| AD9772AAST | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:14BIT 160 MSPS TXDAC+ W/2X INTERPOLATION - Tape and Reel 制造商:Analog Devices 功能描述:Digital-Analog Converter IC Number of Bi |
| AD9772AASTRL | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP T/R |
| AD9772AASTZ | 功能描述:IC DAC 14BIT 160MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD9772AASTZRL | 功能描述:IC DAC 14BIT 160MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。