參數(shù)資料
型號(hào): AD9734
廠商: Analog Devices, Inc.
英文描述: 14/12/10-Bit, 1200 MSPS D/A Converters
中文描述: 14/12/10-Bit,1200 MSPS的D / A轉(zhuǎn)換
文件頁(yè)數(shù): 4/42頁(yè)
文件大?。?/td> 934K
代理商: AD9734
AD9736/AD9735/AD9734
Preliminary Technical Data
DIGITAL SPECIFICATIONS
1
Rev. PrJ | Page 4 of 42
(VDDA33 = VDDD33 = 3.3 V, VDDA18 = VDDD18 = VDDCLK = 1.8 V, MAXIMUM SAMPLE RATE, FS = 20MA,
1X MODE, 25 OHM 1% BALANCED LOAD, UNLESS OTHERWISE NOTED)
AD9736,35,34
Parameter
Temp
Test Level
Min
Typ
Max
Unit
Input voltage range, Via or Vib
Input differential threshold
Input differential hysteresis
Receiver differential input impedance
LVDS input rate
LVDS data Bit Error Rate
Input voltage range, Via or Vib
Input differential threshold
Input differential hysteresis
Receiver differential input impedance
Maximum Clock Rate
Output voltage high, Voa or Vob
Output voltage low, Voa or Vob
Output differential voltage
Output offset voltage
Output impedance, single ended
Ro mismatch between A & B
Change in |Vod| between ‘0’ and ‘1’
Change in Vos between ‘0’ and ‘1’
Output current – Driver shorted to ground
Output current – Drivers shorted together
Power-off output leakage
Maximum Clock Rate
Differential peak-to-peak Voltage
Common Mode Voltage
Maximum Clock Rate
Maximum Clock Rate (SCLK, 1/t
SCLK
)
Minimum pulse width high, t
PWH
Minimum pulse width low, t
PWL
Minimum SDIO and CSB to SCLK setup, t
DS
Minimum SCLK to SDIO hold, t
DH
Maximum SCLK to valid SDIO and SDO, t
DV
Minimum SCLK to invalid SDIO and SDO, t
DNV
825
-100
80
1200
825
-100
80
600
1025
150
1150
80
600
1200
20
20
1575
100
120
1575
100
120
1375
250
1250
120
10
25
25
20
4
TBD
20
mV
mV
mV
MSPS
Err/Bit
mV
mV
mV
MHz
mV
mV
mV
mV
%
mV
mV
mA
mA
mA
MHz
mV
mV
MHz
MHz
ns
ns
ns
ns
ns
ns
20
TBD
20
200
100
800
400
10
5
20
5
LVDS DATA INPUTS (DB[13:0]+, DB[13:0]-)
DB+ = Via, DB- = Vib
LVDS CLOCK INPUT (DATACLK_IN+, DATACLK_IN-)
DATACLK+ = Via, DATACLK- = Vib
LVDS CLOCK OUTPUT (DATACLK_OUT+, DATACLK_ OUT-)
DATACLK_OUT+ = Voa, DATACLK_OUT- = Vob
100 ohm termination
DAC CLOCK INPUT (CLK+, CLK-)
SERIAL PERIPHERAL INTERFACE
Table 2: Digital Specifications
1
LVDS Drivers and Receivers are compliant to the IEEE-1596 Reduced Range Link, unless otherwise noted
相關(guān)PDF資料
PDF描述
AD9735 14/12/10-Bit, 1200 MSPS D/A Converters
AD9736 14/12/10-Bit, 1200 MSPS D/A Converters
AD9736-EB 14/12/10-Bit, 1200 MSPS D/A Converters
AD9736BBC 14/12/10-Bit, 1200 MSPS D/A Converters
AD974(中文) 4-Channel, 16-Bit, 200 kSPS Data Acquisition System(4通道,200kSPS16位數(shù)據(jù)采集系統(tǒng))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9734_06 制造商:AD 制造商全稱:Analog Devices 功能描述:10-/12-/14-Bit, 1200 MSPS DACS
AD9734BBC 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD9734BBCRL 制造商:Analog Devices 功能描述:DAC SGL 10-BIT 160CSPBGA - Tape and Reel
AD9734BBCZ 功能描述:IC DAC 10BIT 1.2GSPS 160-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD9734BBCZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:10-/12-/14-Bit, 1200 MSPS DACS