參數(shù)資料
型號(hào): AD9552BCPZ-REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 27/32頁(yè)
文件大?。?/td> 0K
描述: IC PLL CLOCK GEN LP 32LFCSP
設(shè)計(jì)資源: Clock Distribution Circuit with Pin-Programmable Output Frequency, Output Logic Levels, and Fanout (CN0152)
標(biāo)準(zhǔn)包裝: 1,500
類型: 時(shí)鐘發(fā)生器
PLL: 帶旁路
輸入: 時(shí)鐘,晶體
輸出: CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 900MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3.3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ(5x5)
包裝: 帶卷 (TR)
AD9552
Data Sheet
Rev. E | Page 4 of 32
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Input Capacitance
3
pF
Input Resistance
130
Duty Cycle
40
60
%
Input Voltage
Input High Voltage, V
IH
1.62
V
Input Low Voltage, V
IL
0.52
V
Input Threshold Voltage
1.0
V
When ac coupling to the input receiver, the user must dc bias the input
to 1 V
VCO CHARACTERISTICS
Frequency Range
Upper Bound
4050
MHz
Lower Bound
3350
MHz
VCO Gain
45
MHz/V
VCO Tracking Range
±300
ppm
VCO Calibration Time
140
μs
f
PFD
7 = 77.76 MHz; time between completion of the VCO calibration
command (the rising edge of CS (Pin 12)) to the rising edge of LOCKED
(Pin 20).
1 The A[2:0], Y[5:0], and OUTSEL pins have 100 kΩ internal pull-up resistors.
2 The RESET pin has a 100 kΩ internal pull-up resistor, so the default state of the device is reset.
3 N is the integer part of the feedback divider.
4 Sigma-delta modulator.
5 The minimum allowable feedback divider value with the SDM disabled.
6 The minimum allowable feedback divider value with the SDM enabled.
7 The frequency at the input to the phase-frequency detector.
CRYSTAL INPUT CHARACTERISTICS
Table 2.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CRYSTAL FREQUENCY
Range
10
26
52
MHz
Tolerance
20
ppm
CRYSTAL MOTIONAL RESISTANCE
100
Ω
CRYSTAL LOAD CAPACITANCE
15
pF
Using a crystal with a specified load capacitance other than
15 pF (8 pF to 24 pF) is possible, but necessitates using the
SPI port to configure the AD9552 crystal input capacitance.
OUTPUT CHARACTERISTICS
Table 3.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVPECL MODE
Differential Output Voltage Swing
690
765
889
mV
Output driver static
Common-Mode Output Voltage
VDD 1.77
VDD 1.66
VDD 1.20
V
Output driver static
Frequency Range
0
900
MHz
Duty Cycle
40
60
%
Up to 805 MHz output frequency
Rise/Fall Time1 (20% to 80%)
255
305
ps
100 Ω termination between both pins of
the output driver
相關(guān)PDF資料
PDF描述
AD9553BCPZ-REEL7 IC INTEGER-N CLCK GEN 32LFCSP
AD9557BCPZ-REEL7 IC CLK XLATR PLL 1250MHZ 40LFCSP
AD9558BCPZ-REEL7 IC CLK XLATR PLL 1250MHZ 64LFCSP
AD9571ACPZPEC-R7 IC PLL CLOCK GEN 25MHZ 40LFCSP
AD9572ACPZLVD-R7 IC PLL CLOCK GEN 25MHZ 40LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9552PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Oscillator Frequency Upconverter
AD9553 制造商:AD 制造商全稱:Analog Devices 功能描述:Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet
AD9553/PCBZ 功能描述:BOARD EVAL FOR AD9553 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9553BCPZ 功能描述:IC INTEGER-N CLCK GEN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
AD9553BCPZ-REEL7 功能描述:IC INTEGER-N CLCK GEN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件