- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7725BSZ (Analog Devices Inc)IC ADC 16BIT PROG 44MQFP PDF資料下載
參數(shù)資料
| 型號： | AD7725BSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT PROG 44MQFP |
| 產(chǎn)品變化通告： | AD7725BSZ Discontinuation 16/Mar/2012 |
| 標準包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 900k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 30mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應商設備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，單極；2 個單端，雙極；1 個差分，雙極 |
| 配用： | EVAL-AD7725CBZ-ND - BOARD EVALUATION FOR AD7725 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. A
–24–
AD7725
Table IV. Programming Modes
S/
P
SMODE[1, 0]
Configuration Mode
Description
0xx
PARALLEL
Parallel Interface. The 16-bit bidirectional microprocessor.
Interface is used for read/write operations.
100
BFR
Serial Interface. Boot from the default filter (internal ROM) at
power-on reset (POR).
101
DSP
Serial Interface. Bidirectional serial synchronous interface
suitable for interfacing to a DSP.
110
EPROM
Serial Interface. Boot from external serial EPROM at POR.
111
EPROM
Serial Interface. Boot from external serial EPROM at POR.
EPROM Mode—Loading Configuration Data from an
External EPROM
In this mode, a user-defined filter can be developed off-chip, and
the resulting configuration file is loaded into the postprocessor in
the AD7725 from an External EPROM. The AD7725 therefore
receives filter data from an EPROM before outputting conversion
results via the serial interface to a DSP. This mode of operation is
selected by tying SMODE0 to DGND and SMODE1 to DVDD.
The values on these pins inform the AD7725 that user-defined
filter data is to be loaded from an external EPROM automatically
on power-up. Following power-up, the AD7725 will drive the
SOE
pin low, which will enable the EPROM and reset its address
counter. The transfer of the configuration data will then com-
mence with the data being latched into the AD7725 on the SCO
rising edge. During the download of data, SCO has a frequency of
CLKIN/16. FSI is not used in the data transfer, so it should be tied
low. Once configuration is complete and no error occurred,
SOE
will go high, disabling the EPROM; SCO will return to either
CLKIN or CLKIN/2, depending on SCR; CFGEND will go high
driving the INIT pin high, and the device will start converting.
However, if an error does occur during the configuration, the
ERR
bit will go low and CFGEND will not go high. The part will not
do anything until
RESETCFG is pulsed low. When this occurs,
the part is reset,
SOE goes low again to enable the EPROM,
and the part is reconfigured. Figure 28 shows the connection
diagram for the AD7725 when loading configuration data from
an EPROM, and Figure 29 shows a flow chart of the power-up
and configuration sequence.
DVDD
ERR
DVAL
S/
P
INIT
RESETCFG
CFGEND
SMODE0
SYNC
SCO
FSO
SDO
FSI
AD7725
SCLK0
RFS0
DR0
ADSP-21xx
SMODE1
CE
OE
CEO
DATA
CLK
SERIAL EPROM
DVDD
SDI
SOE
Figure 28. Connection Diagram for Loading the
Filter Configuration Data from an External EPROM
POWER-ON RESET
IMMEDIATE BOOT
FROM AN EPROM
USER-DEFINED FILTER
DATA LOADED INTO
THE POSTPROCESSOR
FROM EPROM
SOE GOES HIGH
CFGEND = 1
INIT = 1
DEVICE STARTS
CONVERTING
SMODE0 = 0
SMODE1 = 1
DATA
LOADED
CORRECTLY?
PULSE
RESETCFG
LOW
NO
YES
ERR = 0
SOE GOES LOW
Figure 29. Flow Chart of EPROM Mode
Boot from ROM Mode (BFR)—Using the Internal
Default Filter
This mode of operation allows the user to evaluate the AD7725
without having to load configuration data. It is selected by tying
SMODE0 and SMODE1 to DGND. The values on these pins
inform the AD7725 that the postprocessor is to be configured
with the default filter stored in internal ROM. The default filter
data will be loaded into the postprocessor automatically following
power-up. Once the configuration is complete, the CFGEND pin
will go high. In Figure 30, CFGEND is tied to INIT, thus it will
drive the INIT pin high, and the AD7725 will begin converting.
FSI and SDI are not used in this mode, so they should be tied
to DGND. In this mode of operation, the AD7725 operates as a
normal
-
ADC with a fixed filter response.
During configuration, SCO will have a frequency of CLKIN/16.
Once configuration is complete, the frequency of SCO is selected
by SCR and will be either CLKIN or CLKIN/2. Additionally,
the SCO edge on which the data is output from the device can
be selected using CFMT. With SCR = 0, SCO equals CLKIN.
With SCR = 1, SCO equals CLKIN/2. With CFMT = 0, data is
output on the SCO rising edge, while data is output on the
falling edge when CFMT = 1. Figure 30 shows the connection
diagram for the AD7725 when using the internal default filter,
and Figure 31 shows a flow chart of the power-up and configu-
ration sequence.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7730BN | IC ADC TRANSDUCER BRIDGE 24-DIP |
| AD7731BN | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| AD7732BRU | IC ADC 24BIT 2-CH 28-TSSOP |
| AD7734BRU | IC ADC 24BIT 4-CH 28-TSSOP |
| AD7738BRU | IC ADC 24BIT 8-CH 28-TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7727BCPZRL | 制造商:Analog Devices 功能描述: |
| AD7728ARU | 制造商:Analog Devices 功能描述: |
| AD7729 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7729AR | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 13Msps 15-bit Serial 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:3DUAL SIGMA DELTA ADC I.C. - Bulk 制造商:Analog Devices 功能描述:ADC DUAL SIGMA DELTA 7729 SOIC28 |
| AD7729AR-REEL7 | 制造商:Analog Devices 功能描述:ADC Dual Delta-Sigma 13Msps 15-bit Serial 28-Pin SOIC W T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。