- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD7190BRUZ-REEL (Analog Devices Inc)IC ADC 2CH 24BIT W/PGA 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7190BRUZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 2CH 24BIT W/PGA 24TSSOP |
| 設(shè)計資源： | Precision Weigh Scale Design Using AD7190 with Internal PGA (CN0102) |
| 標準包裝： | 2,500 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 4.8k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極；4 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Data Sheet
AD7190
Rev. C | Page 27 of 40
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
25
50
75
100
125
150
FILTE
R
GA
IN
(
dB
)
FREQUENCY (Hz)
07640-
014
Figure 20. Sinc3 Filter Response (50 Hz Output Data Rate)
The sinc4 filter provides 50 Hz (±1 Hz) rejection in excess of
120 dB, assuming a stable master clock, while the sinc3 filter
gives a rejection of 100 dB. The stop-band attenuation is
typically 53 dB for the sinc4 filter but equal to 40 dB for the
sinc3 filter.
The 3 dB frequency for the sinc4 filter is equal to
f3dB = 0.23 × fADC
and for the sinc3 filter is equal to
f3dB = 0.272 × fADC
Chop Enabled
With chop enabled, the ADC offset and offset drift are
minimized. When chop is enabled, the analog input pins are
continuously swapped. Therefore, with the analog input pins
connected in one direction, the settling time of the sinc filter is
allowed to elapse until a valid conversion is available. The analog
input pins are then inverted and another valid conversion is
obtained. Subsequent conversions are then averaged so that the
offset is minimized. This continuous swapping of the analog
input pins and the averaging of subsequent conversions means
that the offset drift is also minimized.
Chopping affects the output data rate and settling time of the
ADC. For the sinc4 filter, the output data rate is equal to
fADC = fCLK/(4 × 1024 × FS[9:0])
For sinc3 filter, the output data rate is equal to
fADC = fCLK/(3 × 1024 × FS[9:0])
where:
fADC is the output data rate.
fCLK = master clock (4.92 MHz nominal).
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
The value of FS[9:0] can be varied from 1 to 1023. This results
in an output data rate of 1.173 Hz to 1200 Hz for the sinc4 filter
and 1.56 Hz to 1600 Hz for the sinc3 filter. The settling time for
the sinc3 or sinc4 filter is equal to
tSETTLE = 2/fADC
Therefore, with chop enabled, the settling time is reduced for a
given output data rate compared to the chop disabled mode.
However, for a given FS[9:0] value, the output data rate is less
with chop enabled compared with the chop disabled mode.
For either the sinc3 or the sinc4 filter, the cutoff frequency f3dB is
equal to
f3dB = 0.24 × fADC
Figure 21 and Figure 22 show the filter response for the sinc4
and sinc3 filters, respectively, when chop is enabled. As shown
in the plots, the stop-band attenuation is less compared with the
chop disabled modes.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
25
50
75
100
125
150
FILTE
R
GA
IN
(
dB
)
FREQUENCY (Hz)
07640-
015
Figure 21. Sinc4 Filter Response (Output Data Rate = 12.5 Hz, Chop Enabled)
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
25
50
75
100
125
150
FILTE
R
GA
IN
(
dB
)
FREQUENCY (Hz)
07640-
016
Figure 22. Sinc3 Filter Response (Output Data Rate = 16.6 Hz, Chop Enabled)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7191BRUZ | IC ADC 2CH 24B SD 24TSSOP |
| AD7192BRUZ | IC ADC 24BIT 2CH W/PGA 24-TSSOP |
| AD7193BCPZ | IC ADC 24BIT SPI 4.8KHZ 32LFCSP |
| AD7194BCPZ | IC ADC 24BIT SPI 4.8K 32-LFCSP |
| AD7195BCPZ-RL7 | IC AFE 24BIT 4.8K 32LFSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7190WBRUZ | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:4.8k 輸入數(shù):2，4 輸入類型:差分，個偽差分 數(shù)據(jù)接口:SPI，DSP 配置:MUX-PGA-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.7 V ~ 5.25 V 特性:PGA，溫度傳感器 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:24-TSSOP 標準包裝:1 |
| AD7190WBRUZ-RL | 制造商:Analog Devices 功能描述: |
| AD7191 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors |
| AD7191A/0B | 制造商:Sony Nec Optiarc America 功能描述:DOUBLE DUAL INTERNAL DVDRW PATA BEZEL 20X/18X12XRAM - Bulk |
| AD7191BRUZ | 功能描述:IC ADC 2CH 24B SD 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。