- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD7190BRUZ-REEL (Analog Devices Inc)IC ADC 2CH 24BIT W/PGA 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7190BRUZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 2CH 24BIT W/PGA 24TSSOP |
| 設計資源： | Precision Weigh Scale Design Using AD7190 with Internal PGA (CN0102) |
| 標準包裝： | 2,500 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 4.8k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極；4 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
AD7190
Data Sheet
Rev. C | Page 20 of 40
STATUS REGISTER
(RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x80)
The status register is an 8-bit, read-only register. To access the ADC status register, the user must write to the communications register,
select the next operation to be a read, and load Bit RS2, Bit RS1, and Bit RS0 with 0. Table 16 outlines the bit designations for the status
register. SR0 through SR7 indicate the bit locations, SR denoting that the bits are in the status register. SR7 denotes the first bit of the data
stream. The number in parentheses indicates the power-on/reset default status of that bit.
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
RDY(1)
ERR(0)
NOREF(0)
Parity(0)
0(0)
CHD2(0)
CHD1(0)
CHD0(0)
Table 16. Status Register Bit Designations
Bit Location
Bit Name
Description
SR7
RDY
Ready bit for the ADC. Cleared when data is written to the ADC data register. The RDY bit is set
automatically after the ADC data register is read, or a period of time before the data register is updated
with a new conversion result, to indicate to the user that the conversion data should not be read. It is also
set when the part is placed in power-down mode or idle mode or when SYNC is taken low.
The end of a conversion is also indicated by the DOUT/RDY pin. This pin can be used as an alternative to
the status register for monitoring the ADC for conversion data.
SR6
ERR
ADC error bit. This bit is written to at the same time as the RDY bit. The ERR bit is set to indicate that the
result written to the ADC data register is clamped to all 0s or all 1s. Error sources include overrange or
underrange or the absence of a reference voltage. The bit is cleared by a write operation to start a conversion.
SR5
NOREF
No external reference bit. This bit is set to indicate that the selected reference (REFIN1 or REFIN2) is at a
voltage that is below a specified threshold. When set, conversion results are clamped to all 1s. This bit is
cleared to indicate that a valid reference is applied to the selected reference pins. The NOREF bit is enabled
by setting the REFDET bit in the configuration register to 1.
SR4
Parity
Parity check of the data register. If the ENPAR bit in the mode register is set, the parity bit is set if there is an
odd number of 1s in the data register. It is cleared if there is an even number of 1s in the data register. The
DAT_STA bit in the mode register should be set when the parity check is used. When the DAT_STA bit is set,
the contents of the status register are transmitted along with the data for each data register read.
SR3
0
This bit will be set to 0.
SR2 to SR0
CHD2 to
CHD0
These bits indicate which channel corresponds to the data register contents. They do not indicate which
channel is presently being converted but indicate which channel was selected when the conversion
contained in the data register was generated.
MODE REGISTER
(RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x080060)
The mode register is a 24-bit register from which data can be read or to which data can be written. This register is used to select the
operating mode, the output data rate, and the clock source. Table 17 outlines the bit designations for the mode register. MR0 through
MR23 indicate the bit locations, MR denoting that the bits are in the mode register. MR23 denotes the first bit of the data stream. The
number in parentheses indicates the power-on/reset default status of that bit. Any write to the mode register resets the modulator and
filter and sets the RDY bit.
MR23
MR22
MR21
MR20
MR19
MR18
MR17
MR16
MD2(0)
MD1(0)
MD0(0)
DAT_STA(0)
CLK1(1)
CLK0(0)
0
MR15
MR14
MR13
MR12
MR11
MR10
MR9
MR8
Sinc3(0)
0
ENPAR(0)
0
Single(0)
REJ60(0)
FS9(0)
FS8(0)
MR7
MR6
MR5
MR4
MR3
MR2
MR1
MR0
FS7(0)
FS6(1)
FS5(1)
FS4(0)
FS3(0)
FS2(0)
FS1(0)
FS0(0)
相關PDF資料 |
PDF描述 |
|---|---|
| AD7191BRUZ | IC ADC 2CH 24B SD 24TSSOP |
| AD7192BRUZ | IC ADC 24BIT 2CH W/PGA 24-TSSOP |
| AD7193BCPZ | IC ADC 24BIT SPI 4.8KHZ 32LFCSP |
| AD7194BCPZ | IC ADC 24BIT SPI 4.8K 32-LFCSP |
| AD7195BCPZ-RL7 | IC AFE 24BIT 4.8K 32LFSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7190WBRUZ | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:4.8k 輸入數(shù):2，4 輸入類型:差分，個偽差分 數(shù)據(jù)接口:SPI，DSP 配置:MUX-PGA-ADC 無線電 - S/H:ADC:- A/D 轉換器數(shù):1 架構:三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.7 V ~ 5.25 V 特性:PGA，溫度傳感器 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:24-TSSOP 標準包裝:1 |
| AD7190WBRUZ-RL | 制造商:Analog Devices 功能描述: |
| AD7191 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors |
| AD7191A/0B | 制造商:Sony Nec Optiarc America 功能描述:DOUBLE DUAL INTERNAL DVDRW PATA BEZEL 20X/18X12XRAM - Bulk |
| AD7191BRUZ | 功能描述:IC ADC 2CH 24B SD 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。