- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD7190BRUZ-REEL (Analog Devices Inc)IC ADC 2CH 24BIT W/PGA 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7190BRUZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/41頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 2CH 24BIT W/PGA 24TSSOP |
| 設計資源： | Precision Weigh Scale Design Using AD7190 with Internal PGA (CN0102) |
| 標準包裝： | 2,500 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 4.8k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極；4 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Data Sheet
AD7190
Rev. C | Page 19 of 40
ON-CHIP REGISTERS
The ADC is controlled and configured via a number of on-chip
registers, which are described in the following sections. In the
descriptions, set implies a Logic 1 state and cleared implies a
Logic 0 state, unless otherwise noted.
COMMUNICATIONS REGISTER
(RS2, RS1, RS0 = 0, 0, 0)
The communications register is an 8-bit write-only register. All
communications to the part must start with a write operation to
the communications register. The data written to the communi-
cations register determines whether the next operation is a read
or write operation and in which register this operation takes
place. For read or write operations, when the subsequent read
or write operation to the selected register is complete, the
interface returns to where it expects a write operation to
the communications register. This is the default state of the
interface and, on power-up or after a reset, the ADC is in this
default state waiting for a write operation to the communi-
cations register. In situations where the interface sequence is
lost, a write operation of at least 40 serial clock cycles with DIN
high returns the ADC to this default state by resetting the entire
part. Table 14 outlines the bit designations for the
communications register. CR0 through CR7 indicate the bit
locations, CR denoting that the bits are in the communications
register. CR7 denotes the first bit of the data stream. The
number in parentheses indicates the power-on/reset default
status of that bit.
CR7
CR6
CR5
CR4
CR3
CR2
CR1
CR0
WEN(0)
R/W(0)
RS2(0)
RS1(0)
RS0(0)
CREAD(0)
0(0)
Table 14. Communications Register Bit Designations
Bit Location
Bit Name
Description
CR7
WEN
Write enable bit. A 0 must be written to this bit for a write to the communications register to occur. If a 1 is
the first bit written, the part does not clock on to subsequent bits in the register. It stays at this bit location
until a 0 is written to this bit. After a 0 is written to the WEN bit, the next seven bits are loaded to the
communications register.
CR6
R/W
A 0 in this bit location indicates that the next operation is a write to a specified register. A 1 in this position
indicates that the next operation is a read from the designated register.
CR5 to CR3
RS2 to RS0
Register address bits. These address bits are used to select which registers of the ADC are selected during
the serial interface communication. See Table 15.
CR2
CREAD
Continuous read of the data register. When this bit is set to 1 (and the data register is selected), the serial
interface is configured so that the data register can be continuously read; that is, the contents of the data
register are automatically placed on the DOUT pin when the SCLK pulses are applied after the RDY pin
goes low to indicate that a conversion is complete. The communications register does not have to be
written to for subsequent data reads. To enable continuous read, the instruction 01011100 must be written
to the communications register. To disable continuous read, the instruction 01011000 must be written to
the communications register while the RDY pin is low. While continuous read is enabled, the ADC monitors
activity on the DIN line so that it can receive the instruction to disable continuous read. Additionally, a reset
occurs if 40 consecutive 1s are seen on DIN. Therefore, DIN should be held low until an instruction is to be
written to the device.
CR1 to CR0
These bits must be programmed to Logic 0 for correct operation.
Table 15. Register Selection
RS2
RS1
RS0
Register
Register Size
0
Communications register during a write operation
8 bits
0
Status register during a read operation
8 bits
0
1
Mode register
24 bits
0
1
0
Configuration register
24 bits
0
1
Data register/data register plus status information
24 bits/32 bits
1
0
ID register
8 bits
1
0
1
GPOCON register
8 bits
1
0
Offset register
24 bits
1
Full-scale register
24 bits
相關PDF資料 |
PDF描述 |
|---|---|
| AD7191BRUZ | IC ADC 2CH 24B SD 24TSSOP |
| AD7192BRUZ | IC ADC 24BIT 2CH W/PGA 24-TSSOP |
| AD7193BCPZ | IC ADC 24BIT SPI 4.8KHZ 32LFCSP |
| AD7194BCPZ | IC ADC 24BIT SPI 4.8K 32-LFCSP |
| AD7195BCPZ-RL7 | IC AFE 24BIT 4.8K 32LFSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7190WBRUZ | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:4.8k 輸入數(shù):2，4 輸入類型:差分，個偽差分 數(shù)據(jù)接口:SPI，DSP 配置:MUX-PGA-ADC 無線電 - S/H:ADC:- A/D 轉換器數(shù):1 架構:三角積分 參考類型:外部， 內部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.7 V ~ 5.25 V 特性:PGA，溫度傳感器 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:24-TSSOP 標準包裝:1 |
| AD7190WBRUZ-RL | 制造商:Analog Devices 功能描述: |
| AD7191 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors |
| AD7191A/0B | 制造商:Sony Nec Optiarc America 功能描述:DOUBLE DUAL INTERNAL DVDRW PATA BEZEL 20X/18X12XRAM - Bulk |
| AD7191BRUZ | 功能描述:IC ADC 2CH 24B SD 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。