- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375235 > AD6652PCB (Analog Devices, Inc.) 12-Bit, 65 MSPS IF to Baseband Diversity Receiver PDF資料下載
參數(shù)資料
| 型號： | AD6652PCB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| 中文描述： | 12位，65 MSPS的IF到基帶分集接收機(jī) |
| 文件頁數(shù)： | 46/76頁 |
| 文件大?。?/td> | 1839K |
| 代理商： | AD6652PCB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD6652
CHANNEL/CHI
The AD6652 has been designed to easily synchronize two
common functions:
Start
and
Hop
. While the AGC stage can
also be synchronized, it is not accommo
Rev. 0 | Page 46 of 76
P SYNCHRONIZATION
dated using the versatile
soft-sync and pin-sync signals normally associated with
AD6652 synchronization.
Start
and
Hop
functions are describe
in detail in the followin
acco plished with the use of a shadow register and a hold-off
counter. See Figure 52 for a simplified schematic of the NCO
ow register and NCO frequency hold-off counter to
understand basic operation. Triggering of the hold-off counter
occur with either a Soft_Sync (v
d
g sections. The synchronization is
m
shad
can
Pin_Sync (via any of the four AD6652 SYNC pins A, B, C, and
F
for a
single receive processing channel.
ia the microport), or a
D). igure 53 details how synchronization signals are managed
REGISTER
READBACK
TC
ENB
NCO HOP
HOLD-OFF
COUNTER
Q0
NCO
SHADOW
REGISTER
Q31
D0
Q0
NCO
FREQUENCY
REGISTER
D0
D31
Q31
SOFT SYNC
PIN SYNC
FROM
0x85 AND
0x86 NCO
FREQUENCY
I0
TO NCO
PHASE
ACCUMULATOR
32
32
D31
D0
D15
CLK
PRELOAD
INPUTS FROM
0x84
FROM TC OF
START HOLD-OFF
COUNTER
0
Figure 52. NCO Shadow Register and Hold-Off Counter
There are two types of synchronization stimuli to choose from:
Soft_Sync
and
Pin_Sync
. The first method is initiated over the
microport or serial programming port using a software routine.
The second method relies on an external stimulus that is
attached to one of the four synchronization input pins (SYNC
A, B, C, and D). In both cases, a logic high triggers the synchro-
nization process. Both methods can be used simultaneously by
setting the appropriate qualifiers.
START
Start refers to the startup of an individual channel or chip, or
multiple chips. If a channel is not used, it should be placed in
sleep mode to reduce power dissipation. Following a hard reset
(low pulse on the AD6652 RESET pin), all channels are placed
in sleep mode. Channels can also be manually placed in sleep
s
g
le
he start
lue is 0, this defeats the start function, and the
channel remains dormant.
ontrol section).
What happens if a
Start_Sync
pulse is received while the
channel is awake (actively processing data) This can actually be
a very useful tool to dynamically adjust the RCF phase or
timing to allow synchronization of multiple AD6652 ICs. Refer
to the discussions of Registers 0x83 and 0xA1 in the Channel
Address Register (CAR) section for further explanation.
Start with No Sync
If no synchronization is needed to start multiple channels or
multiple AD6652s, use the following method to initialize the
device:
1.
To program a channel, put it in sleep mode (bit high,
External Address 3:3–0), then load all appropriate control
and memory registers to set up the proper channel
configuration.
2.
Load the start hold-off counter (0x83) with a 16-bit value
from 1 to 2
16
1.
3.
Set the channel’s sleep bit low (External Address 3:3–0).
Awakening from sleep involves an internally generated
start command that performs the same functions as a
software-generated sync pulse. This activates the channel
after the hold-off counter reaches a value of one with the
newly programmed or previous parameters.
mode by writing to the register controlling the sleep function,
External Address 3:3–0.
Before and after a start command is received by one or more
channels, the following occurs:
1.
Just before the start command is issued,
while the channel i
in sleep mode,
any or all control registers, including filter
coefficients, can be safely reprogrammed without crashin
the AD6652 or creating unwanted output.
2.
When a
Start_Sync
pulse is received, it transfers the
contents of the channel’s start hold-off register, 0x83, to the
counter’s preload inputs and commences counting. When
the count reaches a value of one,
the channel is awakened
and initialized with the information from each applicab
register for a proper channel startup. However, if t
preload va
Note that start does
not
affect the AGC hold-off counter. The
counter can be triggered only by setting the sync now bit or by
pin sync signals (see the Automatic Gain C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6816 | Interface For ATM User-Network Interface IC to Category #5 Unshielded Twisted Pair (UTP) system or a fiber optic system.(ATM用戶網(wǎng)絡(luò)接口與#5類非屏蔽雙絞線系統(tǒng)或其他光纖系統(tǒng)的接口芯片) |
| AD693(中文) | Loop-Powered 4-20 mA Sensor Transmitter(環(huán)路供電,4-20mA傳感器變送器) |
| AD7010ARS | MIL-spec connector accessory |
| AD7010 | CMOS JDC DQPSK Baseband Transmit Port(CMOS 基帶傳輸口) |
| AD7011 | CMOS, ADC p/4 DQPSK Baseband Transmit Port |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6652XBC | 制造商:Analog Devices 功能描述:- Bulk |
| AD6653 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver |
| AD6653-125EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD6653 制造商:Analog Devices 功能描述:EVAL BD FOR AD6653 - Bulk 制造商:Analog Devices 功能描述:KIT EVALUATION BOARD AD6653 |
| AD6653-150EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR AD6653 - Bulk |
| AD6653BCPZ-125 | 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。