Note: (i) " />
參數(shù)資料
型號: ACS8946T
廠商: Semtech
文件頁數(shù): 20/40頁
文件大?。?/td> 0K
描述: IC JITTER ATT MULT PLL 48-QFN
標(biāo)準(zhǔn)包裝: 1
類型: 時(shí)鐘/頻率發(fā)生器,多路復(fù)用器
PLL:
主要目的: 以太網(wǎng),SONET/SDH
輸入: LVPECL
輸出: CML,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:4
差分 - 輸入:輸出: 是/是
頻率 - 最大: 625MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-QFN(7x7)
包裝: 托盤
ADVANCED COMMUNICATIONS
FINAL
DATASHEET
Revision 3/November 2006 Semtech Corp.
Page 27
www.semtech.com
ACS8946 JAM PLL
Note: (i) With a 50 ohms load on each pin to VDD -2V
Input and Output Interface Terminations
Interfacing to either the same type or electrically different
interface types is illustrated by the following circuit
diagrams in Figures 14 to 19.
In applications where the output clocks are always
running, they may be A.C. coupled, allowing the receive
end to be at any common mode voltage, however, the
lines must always be terminated at their characteristic
impedance.
The preferred termination for the CML type output is 50
to VDD, as shown in Figure 14. A.C. coupling may be used
subsequently to translate the levels to other interface
types, e.g. to LVPECL/LVDS as shown in Figure 15.
The example of Figure 17 shows LVPECL to LVPECL
terminations with D.C. coupling, so that the ACS8946
sees an equivalent load of around 50
from the resistor
arrangement at the receiver end. Note that signal levels
given in the accompanying graph are nominal levels at
622.08 MHz, and will change with load.
The preferred termination circuitry for the LVDS signals
between the ACS8525/26/27 and the ACS8946 LVPECL
is shown in Figure 19. The bias for the LVPECL input is set
for A.C. inputs at a mid point of approximately 2 V (with a
3.3 V VDD), as opposed to a normal D.C. coupled bias of
VDD - 2 V. This is due to the push-pull nature of an A.C.
coupled signal.
Note: Where inputs to the ACS8946 are AC coupled,
problems may be experienced with activity detection. This
is due to noise/cross-talk on the inputs being interpreted
as activity. To avoid this, DC couple wherever possible and
if AC coupling must be used, consider offsetting the DC
bias of the N and P signals, see Figure 16.
Table 22 DC Characteristics: CML Output Port
Parameter
Symbol
Minimum
Typical
Maximum
Units
IOUT current source
IOUT
13.3
16
19.2
mA
Single-ended output voltage amplitude with 50
load
to VDD and 50 input impedance into next stage.
VOS
-
400
-
mV
Differential output voltage amplitude with 50
load
to VDD and 50
input impedance into next stage on
both pins.
VOD
-
800
-
mV
Table 23 DC Characteristics: LVPECL Output Port
Parameter
Symbol
Minimum
Typical
Maximum
Units
LVPECL Output Low Voltage (Note (i))
VOL_LVPECL
VDD-2.1
-
VDD-1.62
V
LVPECL Output High Voltage (Note (i))
VOH_LVPECL
VDD-1.45
-
VDD-0.88
V
LVPECL Output Differential Voltage (Note (i))
VOD_LVPECL
0.37
-
1.22
V
Table 24 DC Characteristics: LVTTL/CMOS Output Port
Parameter
Symbol
Minimum
Typical
Maximum
Units
Output Low Voltage @ IOL (MAX)
VOL
--
0.4
V
Output High Voltage @ IOH (MIN)
VOH
2.4
-
V
Low Level Output Current @ VOL = 0.4 V
IOL
2-
-
mA
High Level Output Current @ VOH = 2.4 V
IOH
2-
-
mA
相關(guān)PDF資料
PDF描述
ACS8947T IC JITTER ATT MULT PLL 48-QFN
AD10200BZ IC ADC DUAL 12BIT 68-CLCC
AD10242BZ IC ADC DUAL 12BIT 68-CLCC
AD10465BZ IC ADC DUAL 14BIT 68-CLCC
AD13280AZ IC ADC 12BIT 68CLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ACS8947T 功能描述:IC JITTER ATT MULT PLL 48-QFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ACS9010 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic
ACS9510/50EVB 制造商:Semtech Corporation 功能描述:
ACS9510EVB 功能描述:EVALUATION BOARD FOR ACS9510 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:ToPSync™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ACS9510T 制造商:Semtech Corporation 功能描述: