
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 20: 2D Drawing Engine
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
20-28
This register holds the background color for monochrome pattern expansion, lines,
and solid lls. The appropriate number of bytes need to be loaded in accordance with
the current color depth. Thus, if the current depth is 8 bits, only the lowest byte need
be written. If the depth is 16 bits, the lowest two bytes need to be written.
When reading the value of this register, the lower byte will be replicated into all four
byte lanes in 8-bpp mode. In 16-bpp mode, the lower word will be replicated into the
upper word. In 32-bit mode, all bits are unique and will read back the 32-bit data that
was written. This register is unchanged by drawing operations.
This read-only register returns the drawing engine status. Writes to this register have
no effect but do not hang the bus.
Table 30: EngineStatus
Bit
Symbol
Acces
s
Value
Description
Drawing Engine Real Time Registers
Offset 0x04 F800
EngineStatus
31:11
Reserved
10
IRQ
R
0
Draw Engine interrupt request status
1 = A 2D interrupt is being requested. This reects the actual state
of the IRQ signal leaving the Drawing Engine.
9
DEDone
R
1
DeDone and DEBusy are the primary Drawing Engine activity
indicators.They are the complement of each other.
When DEBusy is logic 1 (DEDone a 0), the Drawing Engine is
active. If EngineCong bit 9 is a 1, “active” is dened as:
processing a register access
emptying commands or data from the Host FIFO
performing an operation such as a bitblt or bitblt line
waiting for a memory transaction to complete
If EngineCong bit 9 is a 0, the engine is active when a blt/vector
starts and becomes inactive when the blt/vector nishes. All
memory writes are complete, AND the host FIFO is empty. DEBusy
is read as logic 0, the Drawing Engine is guaranteed to be idle.
8
DEBusy
R
0
7:4
Reserved
3
HFIFO_not empty
R
0
Host FIFO is not empty.
2
HFIFO_full
R
0
Host FIFO is full. BLT is busy; another BLT is pending in shadow
registers.
1
Vector active
R
0
Vector is in process.
0
BLT active
R
0
BLT is in process.