
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 5: The Clock Module
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
5-4
Remark: Not all the clocks to the modules are generated in the Clock Module, there
will be other clocks which will come into PNX15xx Series from external sources. Some
of these clocks will be fed through the Clock Module so that they may undergo the
same controls required during reset, powerdown, DFT and DfD.
2.1 The Modules and their Clocks
Table 1 presents a summary of all the clocks used in the PNX15xx Series system.
The table is organized with the module name, the corresponding internal clock signal
name, a brief description, the operating frequency range or the available clock
speeds, the MMIO registers that control the clock selection and the “standard” clock
used. The “standard” clock used is the recommended clock use when all the clock
generation capabilities are used. This is based on common board systems, however
registers layout.
Table 1 can be used as a quick reference to see the PNX15xx Series
clocking capabilities.
Table 1: PNX15xx Series Module and Bus Clocks
Bus or
Module
Signal Name
Description
Frequencies
MMIO Clock Module Control
Register(s)
Standard
Clock Source
DDR
SDRAM
clk_mem
MM_CLK
up to 200 MHz
PLL2_CTL
CLK_MEM_CTL
PLL2
TM3260
CPU
clk_tm
The TM3260 clock
up to 300 MHz
depending on
speed grade
PLL0_CTL
DDS0_CTL
CLK_TM_CTL
PLL0, fed by the input
27 MHz crystal)
MMIO
clk_dtl_mmio
MMIO clock
or
DCS clock
157 MHz
144 MHz
133 MHz
123 MHz
115 MHz
108 MHz
102 MHz
54 MHz
CLK_DTL_MMIO_CTL
1.728 GHz DIVIDERS
2DDE
clk_2ddE
2D drawing engine
clock
144 MHz
123 MHz
108 MHz
96 MHz
86 MHz
78 MHz
72 MHz
66 MHz
CLK_2DDE_CTL
1.728 GHz DIVIDERS
PCI
clk_pci
PCI_SYS_CLK
33.23 MHz
CLK_PCI_CTL
The PCI module gets its
primary clock directly from the
PCI_CLK pin.
N/A